

# Project: Comparative Analysis of High-Performance Flip-Flop Topologies for VLSI Applications

Nasif Zawad  
Dept. of EEE, AUST  
Dhaka, Bangladesh  
ID: 20200105222

Tahnia Oqba  
Dept. of EEE, AUST  
Dhaka, Bangladesh  
ID: 20200105232

Md. Mahir Faisal  
Dept. of EEE, AUST  
Dhaka, Bangladesh  
ID: 20200105233

Saji Pal  
Dept. of EEE, AUST  
Dhaka, Bangladesh  
ID: 20200105235

Mir Hossain Fahim  
Dept. of EEE, AUST  
Dhaka, Bangladesh  
ID: 20200105239

**Abstract**— This study presents a comprehensive analysis of various high-performance flip-flop topologies for Very Large-Scale Integration (VLSI) applications. The research investigates the design and performance characteristics of Single Edge-Triggered (SET), Double Edge-Triggered (DET), True Single-Phase-Clock (TSPC), and Clock 2 CMOS (C2CMOS) flip-flops. Using deep submicron CMOS technology, the study evaluates these flip-flop architectures in terms of power dissipation, propagation delay, area, and transistor count. The analysis considers parameters crucial for VLSI system design, such as low power consumption, high-speed operation, and compact layout. Results indicate that each topology offers distinct advantages, with TSPC and C2CMOS demonstrating superior performance in power efficiency, speed, and area utilization compared to SET and DET. Furthermore, the research discusses the suitability of each flip-flop topology for specific VLSI applications, highlighting the importance of selecting the appropriate architecture based on the desired design objectives. Overall, this comparative study provides valuable insights into the selection and optimization of flip-flop designs for high-performance VLSI circuits.

**Keywords**— *Keywords: CMOS, flip-flop topologies, power dissipation, propagation delay and transistor count.*

## BACKGROUND:


The advancement of Very Large Scale Integration (VLSI) technology has led to the development of increasingly complex integrated circuits with higher performance requirements. Flip-flops serve as fundamental building blocks in digital circuit design, playing a crucial role in storing and synchronizing data within VLSI systems. With the continuous demand for improved power efficiency, faster operation, and reduced area footprint, the design and optimization of flip-flop architectures have become paramount. This paper addresses the need for high-performance flip-flops by exploring and comparing the characteristics of different topologies, aiming to identify the most suitable designs for various VLSI applications. Leveraging deep submicron CMOS technology, the study evaluates key parameters such as power dissipation, propagation delay, area utilization, and transistor count to provide valuable insights for enhancing the design and performance of VLSI circuits.

## RESULT

### A. Four Circuits Investigated:


#### 1) DET D flip flop

- Circuit diagrams




**Fig: 1)** DET D flip flop

- Screenshot of Circuit diagrams




## 2) SET D flip flop

- Logic Verification of each circuit




- Layout of each circuit showing LVS & DRC error



- Data Calculation


Propagation Delay 1.519E-9  
 Average Power 15.4E-6  
 Power delay 23.3926\*10<sup>-15</sup> product  
 Cell Area  
 No. of Transistors 16  
 No. of DRC 0 errors  
 No. of LVS mismatch 0

- Circuit diagrams



*Fig: 2) SET D flip flop*



- Screenshot of Circuit diagrams



- Logic Verification of each circuit



- Layout of each circuit showing LVS & DRC error




- Data Calculation

Propagation Delay -  $29.81 \times 10^{-9}$   
 Average Power -  $5.774 \times 10^{-6}$   
 Power delay -  $1.72 \times 10^{-13}$  product  
 Cell Area 38.35 micro  $m^2$   
 No. of Transistors 14  
 No. of DRC 0 errors  
 No. of LVS mismatch 0


### 3) (TSPC) D Flip-Flop

- Circuit diagrams



**Fig: 3)** TSPC D flip flop



- Screenshot of Circuit diagrams



- Logic Verification of each circuit



- Layout of each circuit showing no DRC error




- Data Calculation

Propagation Delay -  $10.03 \times 10^{-9}$   
 Average Power  $283 \times 10^{-9}$   
 Power delay -  $2.83 \times 10^{-15}$   
 product Cell Area 35.5 micro  $m^2$   
 No. of Transistors 12  
 No. of DRC 0 errors  
 No. of LVS mismatch 0


#### 4) CMOS (C2CMOS) Flip-Flop

- Circuit diagrams




*Fig: 4) DET D flip flop*


- Screenshot of Circuit diagrams



- Logic Verification of each circuit



- Layout of each circuit showing LVS & DRC error



- Data Calculation

Propagation Delay  $1.6 \times 10^{-9}$

Avg power  $77.19 \times 10^{-9}$

No of transistor 10

No drc and lvs error

## FUTURE ASPECTS:

- ❖ Investigation of alternative flip-flop topologies or novel circuit designs to further optimize power efficiency, speed, and area utilization.
- ❖ Exploration of emerging technologies, such as quantum computing or neuromorphic computing, for potential advancements in flip-flop design and VLSI system architecture.
- ❖ Integration of adaptive techniques or dynamic reconfigurable circuits to enhance flexibility and adaptability in VLSI systems.
- ❖ Research on fault-tolerant flip-flop designs to improve reliability and resilience against hardware failures in complex integrated circuits.

## CONCLUSION:

This study provides a comprehensive analysis of various flip-flop topologies for high-performance VLSI applications. Through evaluation of power dissipation, propagation delay, area utilization, and transistor count, insights into the strengths and limitations of different architectures have been elucidated. The comparative analysis highlights the suitability of True Single-Phase-Clock (TSPC) and Clock 2 CMOS (C2CMOS) flip-flops for achieving optimal balance between power efficiency, speed, and chip area. Selecting the appropriate flip-flop topology based on specific design requirements is essential for optimizing the performance of VLSI circuits.

## REFERENCES

- [1] Y. T. Hwang and J. F. Lin, "Low Voltage and Low Power Divide-By-2/3 Counter Design Using Pass Transistor Logic Circuit Technique," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 20, no. 9, pp. 1697-1701, Sep. 2012.
- [2] F. Khan and S. Babu, "Design Approaches for Low Power Low Area D Flip-Flops in Nano Technology," *International Journal of Electronics Signals and Systems (IJESS)*, vol. 2, no. 1, pp. 39-42, 2012.
- [3] B. Chinnarao, B. Francis, and Y. Apparao, "Design of a Low Power Flip-Flop Using CMOS Deep Submicron Technology," in *Proceedings of the International Conference on Electrical and Electronics Engineering (ICEEE)*, Guntur, 2012, pp. 97-101.
- [4] N. Swami, N. Arora, and B. P. Singh, "Low Power Subthreshold D Flip Flop," in *IEEE*, 2011, pp. 1-4.
- [5] K. G. Sharma, T. Sharma, B. P. Singh, and M. Sharma, "Modified SET D-Flip Flop Design for Low-Power VLSI Applications," in *IEEE*, 2011, pp. 1-4.
- [6] S. H. Rasouli, A. Amirabadi, A. Seyedi, and A. Afzali-kusha, "Double Edge Triggered Feedback Flip-flop in sub 100 NM Technology," in *IEEE*, 2006, pp. 1-4.
- [7] P. Mohan and P. C. P. Kumar, "A Modified D Flip Flop with Deep Submicron Technology for Future Electronics System," *International Journal of Advanced Electrical and Electronics Engineering (IJAEEE)*, vol. 2, no. 3, pp. 196-200, 2013.
- [8] R. P. Llopis and M. Sachdev, "Low Power, Testable Dual Edge Triggered Flip-Flops," in *Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)*, Monterey, CA, USA, 1996, pp. 144-148.
- [9] J. Yuan and C. Svensson, "New single-Clock CMOS Latches and Flip Flops with Improved Speed and Power Savings," *IEEE Journal of Solid State Circuits*, vol. 32, no. 1, pp. 89-97, Jan. 1997.
- [10] H. J. Chao and C. A. Johnston, "Behavior Analysis of CMOS D Flip Flops," *IEEE Journal of Solid State Circuits*, vol. 24, no. 5, pp. 1368-1373, Oct. 1989.
- [11] M. J. Rani and S. Malarkkan, "Leakage Power Optimized Sequential Circuits for Use in Nanoscale VLSI Systems," *Indian Journal of Computer Science and Engineering (IJCSE)*, vol. 3, no. 1, pp. 42-48, Feb.-Mar. 2012.
- [12] A. Anurag, G. Singh, and V. Sulochana, "Low Power Dual Edge-Triggered Static D Flip-Flop," *Centre for Development of Advanced Computing*, Mohali, INDIA.
- [13] N. Vishnu, V. Reddy, C. Leelamohan, and M. Srilakshmi, "GDI Based Subthreshold Low Power D Flip Flop," *International Journal of VLSI and Embedded Systems (IJVES)*, vol. 4, article 06112, Jul. 2013.
- [14] K. Mehta, N. Arora, and B. P. Singh, "Low Power Efficient D Flip Flop Circuit," in *Proceedings of the International Symposium on Devices MEMS, Intelligent Systems & Communication (ISDMISC)*, 2011, pp. 52-57.
- [15] R. T., I. Praveen, and V. Kannan, "Design and Analysis of High Performance Double Edge Triggered D-Flip Flop," *International Journal of Recent Technology and Engineering (IJRTE)*, vol. 1, no. 6, pp. 33-37, Jan. 2013.