

# A 2.2V Analog Integrated Implementation of a Gaussian Mixture Model Classifier

Athanasios Liakopoulos

National Technical University of Athens, Greece

School of Electrical and Computer Engineering

nassosliak@gmail.com

**Abstract**—This paper presents the design and implementation of a 2.2V analog Gaussian Mixture Model (GMM) classifier, a probabilistic model frequently employed in unsupervised learning tasks such as clustering and density estimation. The proposed analog classifier is composed of multiple Gaussian function circuits and a Winner-Take-All (WTA) circuit, offering modularity and scalability in terms of the number of classes and input dimensionality. The functionality and performance of the analog GMM classifier were validated through simulations conducted using the Cadence IC Suite. Additionally, a comparative analysis between the hardware implementation and its software counterpart is provided, utilizing the Breast Cancer dataset from the University of Wisconsin to demonstrate the efficacy of the analog approach.

**Index Terms**—Analog Integrated Implementation, Classifier, Gaussian Mixture Model

## I. INTRODUCTION

The exponential growth in data availability, coupled with significant advancements in computing hardware, has driven rapid progress in the fields of Machine Learning (ML) and Deep Learning (DL) [1]. Implementing machine learning (ML) techniques in production requires extensive data collection and a computationally intensive algorithmic inference process. Typically, this processing is carried out on high-cost hardware systems like data centers [2]. Many of the machine learning (ML) applications require real-time processing, which creates challenges due to the impracticality of transferring large amounts of data between data acquisition systems and centralized data centers. Edge computing addresses this issue by integrating data acquisition and processing into the same device, thereby eliminating communication delays [2]. This approach is particularly relevant to the emerging field of smart industries, where Internet of Things (IoT) applications can leverage ML models. A critical consideration for IoT systems is power efficiency, as devices must perform complex computations autonomously, often relying on battery power. This has driven the demand for extremely low power consumption and compact designs [2]. As a result, recent years have seen a growing trend toward low-power, low-area hardware accelerators for IoT and ML applications, directly connected to smart sensors or systems.

Leveraging these developments, this paper presents the design and implementation of a fully analog integrated Gaussian

Mixture Model (GMM) classifier. We begin by introducing the fundamental principles of the GMM classifier, covering both its mathematical foundation and hardware implementation. Following this, the primary building blocks of the classifier are analyzed in detail. Finally, we demonstrate the performance and capabilities of the low power hardware classifier in comparison to its software counterpart.

## II. ANALYSIS OF THE GMM CLASSIFIER

The Gaussian Mixture Model (GMM) is a probabilistic model that assumes that the data is generated from a mixture of several Gaussian distributions with unknown parameters. It is widely used in clustering, density estimation, and other unsupervised learning tasks. In this approach, each class is individually modeled using a separate GMM for data clustering, independent of the other classes. The number of components (clusters) within each GMM is determined by the complexity of the dataset's distribution. For a given input vector  $\mathbf{X}$  and  $C$  classes, the posterior probabilities  $p(\lambda_c | \mathbf{X})$  for each GMM  $[\lambda_c]_{c=1}^C$  are calculated using Bayes' theorem:

$$p(\lambda_c | \mathbf{X}) = \frac{p(\lambda_c)p(\mathbf{X} | \lambda_c)}{p(\mathbf{X})} (1)$$

Here,  $p(\lambda_c)$  is the prior probability and  $p(\mathbf{X})$  is the evidence. When comparing the posterior probabilities of two classes, the evidence term can be ignored since it is independent of the class and only acts as a normalization factor. Thus, the overall classifier selects the class by maximizing the following expression:

$$y = \arg \max_{c \in [1, C]} \{p(\lambda_c)p(\mathbf{X} | \lambda_c)\} (2)$$

Regarding the hardware implementation, a prototype system is illustrated using an example with two classes, each characterized by nine features. The system design is shown in Fig 1.

The architecture consists of two cluster cells, one for each class. Within each cluster cell, there are nine bump circuits arranged in a cascode configuration. In this arrangement, the output current from one bump circuit is used as the bias current input for the subsequent bump circuit. The cluster circuit design is shown in Fig 2. Each bump circuit includes tunable electronic components that adjust the parameters of the Gaussian distribution it represents. Specifically, the mean




Fig. 1. Complete System with Clusters and WTA circuit




Fig. 2. Cluster circuit for 9 features

value of the distribution is controlled by a voltage referred to as  $V_r$ , while the variance is regulated by another control voltage,  $V_{\text{control}}$ . These parameters are set through a software-based training process, enabling precise adjustments based on the characteristics of the data.

The input features are provided as voltage values within each cluster cell, which are converted into output currents representing the posterior probabilities, as described in Equation 1. These output currents are then fed into a Lazzaro Winner-Take-All (WTA) circuit, which performs a function analogous to the argmax operation outlined in Equation 2. The WTA circuit allocates the entire output current to the cluster with the highest current, while setting all other cluster currents to zero. Consequently, a given sample is classified according to the cluster center with the highest probability.

### III. CIRCUIT ANALYSIS

In this section we will be comparing two different circuits implementing the gaussian function. A direct comparison of both bump architectures will be implemented, for the selection of one of them, in order to be used in the whole system architecture. Power supply for all circuits is set at  $V_{DD} = 2.2V$  and  $V_{SS} = 0V$ . Current bias values for circuitry analysis are set at  $I_{\text{bias}} = 65nA$ .

#### A. Fully tunable bulk controlled modification of Delbrucks Bump

The circuit presented in Fig. 3 is a modification of the Gaussian function circuit first introduced by Delbruck in 1991 [3]. The original circuit consisted of a non-symmetric current correlator (M1–M4), a cascode differential block (M5–M6), and a current mirror (M9–M10). The modification introduces a differential pair (M7–M8) with a tunable body voltage, allowing for the adjustment of the Gaussian variance—something that the original Delbruck’s Bump circuit cannot achieve. The transistor sizes for the circuit are listed in Table I.




Fig. 3. Fully tunable, bulk-controlled modification of Delbruck’s bump.

Transistor	W/L
M1,M4	wcor/1.2u
M2,M3	2*wcor/1.2u
M5-M8	wdif/1.2u
M9	wmir/1.2u
M10	4*wmir/1.2u
wcor	7.5u
wdif	7.5u
wmir	7.5u

TABLE I  
SIZING PARAMETERS FOR FULLY-TUNABLE DELBRUCK’S BUMP CIRCUIT

#### B. Modified Bump Circuit

A modified bump circuit with a symmetrical current correlator

is presented in Fig. 4, which differs from the non-symmetrical current correlators described in Delbruck's bump circuits [3]. This modification results in a more symmetrical Gaussian function, even for small bias currents, as demonstrated in [2]. Furthermore, the cascode current mirror, consisting of transistors M11–M16, is employed to enhance the mirroring effect, even for small bias currents. This leads to a more robust current Gaussian function and allows for greater variability in training parameters. Sizing parameters used for the modified bump circuit can be seen in Table II.




Fig. 4. Modified Bump Circuit

Transistor	W/L
M1,M4	$4 \cdot w_{cor}/1.2\mu$
M2,M3,M5,M6	$w_{cor}/1.2\mu$
M7,M10	$2 \cdot w_{dif}/1.2\mu$
M8,M9	$w_{dif}/1.2\mu$
M11,M14	$w_{mir}/1.2\mu$
M15,M16	$4 \cdot w_{mir}/1.2\mu$
$w_{cor}$	$22.5\mu$
$w_{dif}$	$63\mu$
$w_{mir}$	$79.5\mu$

TABLE II  
SIZING PARAMETERS FOR MODIFIED BUMP CIRCUIT

### C. Noise and PSRR comparison

In this section, we

compare the circuits described above in terms of noise and PSRR, using the previously mentioned MOS transistor sizes, power supply voltage, and bias current. As shown in Fig. 5, both circuits provide similar noise performance at low frequencies; however, the Modified Bump circuit exhibits lower noise at higher frequencies compared to Delbruck's fully tunable bump circuit. Additionally, the Modified Bump circuit achieves better PSRR values at both low and high frequencies, although it performs slightly worse in the mid-frequency range, as illustrated in Fig. 6. Based on these results, we will proceed with the Modified Bump circuit for implementing the GMM classifier. The achieved noise values and target values are presented in Table III.

It is important to note that transistor sizing parameters and  $I_{bias}$  significantly affect noise performance. Increasing both the transistor widths and  $I_{bias}$  results in reduced noise levels.




Fig. 5. Noise Analysis

Frequency (Hz)	Target Output Noise (dB)	Actual Output Noise (dB)
10	$< -92$	-135.90
1k	$< -106$	-135.90
10k	$< -110$	-135.90
100k	$< -128$	-136.60
1M	$< -140$	-140.10

TABLE III  
NOISE MEASUREMENTS

### D. Parametric analysis for Modified Bump Circuit

To achieve high classification accuracy, several parameters must be optimized in the Modified Bump circuit, including transistor sizes and the values of  $V_c$ ,  $V_r$ . These parameters




Fig. 6. PSRR Analysis

Frequency (Hz)	Target PSRR (dB)	Actual PSRR (dB)
1	< -36	-47.84
1k	< -16	-47.81

TABLE IV  
PSRR MEASUREMENTS

directly affect the Gaussian function's key characteristics, such as the mean value, variance, and height [4]. By tuning these parameters, the model can achieve lower validation errors and higher accuracy due to better alignment between hardware and software training parameters.

To determine the optimal transistor sizes, parametric analysis simulations were performed with the goal of producing the desired Gaussian functions. As shown in Fig. 7, increasing the width of the differential pair transistors produces a narrower Gaussian function. Additionally, decreasing the width of the transistors in the cascode current mirror increases the height of the Gaussian function (Fig. 8), while increasing the width of the transistors in the symmetrical correlator also increases the height of the Gaussian function (Fig. 9). Moreover, as shown in Fig. 10, increasing the length of the transistors narrows the Gaussian function and increases its height up to a certain point, beyond which the height starts to decrease.

After conducting these parametric analyses and evaluating accuracy and noise performance, the final transistor sizing parameters were determined, as shown in Table II.

After defining the transistor sizing parameters for constant values of  $I_{\text{bias}} = 65 \text{ nA}$ ,  $V_r = 1.4 \text{ V}$ , and  $V_c = 0$ , it is also important to conduct a parametric analysis for  $V_r$  and  $V_c$ , as these voltages affect the mean and variance of the Gaussian function accordingly. As shown in Fig. 11, the value of  $V_r$  corresponds to the mean of the Gaussian function. A range of [1.25, 1.4] volts was selected for the operation of the circuit, as within this range, the height of the Gaussian function remains




Fig. 7. Parametric Analysis for wdif




Fig. 8. Parametric Analysis for wmir




Fig. 9. Parametric Analysis for wcor

stable.

Furthermore,  $V_c$  controls the variance of the Gaussian function. As shown in Fig. 12, increasing  $V_c$  increases the variance. However,  $V_c$  is not directly proportional to the variance, and to establish the relationship between variance and  $V_c$ , a polynomial fit was performed using various values




Fig. 10. Parametric Analysis for L




Fig. 12. Parametric Analysis for Vc

of  $V_c$  obtained through software training. A range of  $[0, 0.7]$  volts was chosen for  $V_c$ , allowing a wide range of variances without distorting the Gaussian function. The ranges of  $I_{bias}$ ,  $V_c$ , and  $V_r$  are summarized in Table V.




Fig. 11. Parametric Analysis for Vr

Parameter	Min Value	Max Value
$I_{bias}$	65n	65n
$V_c$	0V	0.7V
$V_r$	1.25V	1.4V

TABLE V  
MIN AND MAX VALUES FOR  $V_c$ ,  $V_r$  AND  $I_{BIAS}$

### E. Lazzaro WTA Circuit

A typical Lazzaro WTA (Winner-Take-All) circuit [5] was used to determine the winning class, thus simulating the argmax function in hardware. The NMOS WTA circuit is shown in Fig. 13. It consists of two NMOS neuron cells, as the dataset we will evaluate the classifier with has two classes.

Each neuron is responsible for the input and output of a single class, with a shared bias current,  $I_{bias}$ .

The operation of this circuit can be summarized as follows: the neuron with the maximum input current will output a positive current, while the remaining neurons will output zero current. This effectively simulates the argmax function in hardware. A test simulation, shown in Fig. 4 ( $I_{bias} = 20$  nA), demonstrates this behavior: initially, when  $I_{in1} < I_{in2}$ ,  $I_{out1}$  is zero, and  $I_{out2}$  equals  $I_{bias} = 20$  nA. As  $I_{in1}$  exceeds  $I_{in2}$ , the output switches, with  $I_{out1}$  taking the value of  $I_{bias}$  and  $I_{out2}$  dropping to zero. However, the transition occurs in a linear manner rather than as a step function, which may cause issues when there are multiple winners.

The sizing parameters were optimized through simulation, with a transistor width  $W = 2.25 \mu\text{m}$  and length  $L = 1.2 \mu\text{m}$ , to achieve maximum classifier accuracy.




Fig. 13. Nmos Wta circuit for 2 classes




Fig. 14. Wta Simulation

#### IV. CLASSIFICATION AND SOFTWARE COMPARISON

To assess the capabilities of the GMM analog classifier, we performed a classification task using the Breast Cancer Dataset from the University of Wisconsin. This dataset includes two classes—benign and malignant—and consists of nine features. Missing values in the dataset were handled by imputing the mean value of each column. Additionally, the dataset samples were normalized using a standard scaler. The hardware system used for this task corresponds to the architecture shown in Fig. 1, with clusters as depicted in Fig. 2.

System training was conducted offline using Python software (via the Scikit-learn library). Consequently, the values for  $I_{bias}$ ,  $V_T$ , and  $V_C$ , along with the simulation time, were obtained from the software training process and subsequently used in the hardware simulations carried out in the Cadence IC Suite. The minimum and maximum values for  $V_C$ ,  $V_T$ , and  $I_{bias}$  are presented in Table V.

The results of the classification are discussed in detail in the Appendix. Remarkably, the hardware implementation achieved higher accuracy than its software counterpart as shown in Table VI. It is also noteworthy that the mean power consumption of the classifier was 45.4  $\mu$ W, or 20.64  $\mu$ A, which is lower than the target value of 220  $\mu$ W, or 100  $\mu$ A.

Implementation	Accuracy	Required Accuracy
Software	97.6%	87%
Hardware	98.1%	82%

TABLE VI  
ACCURACY COMPARISON

#### V. CONCLUSION

In this work, we have demonstrated the design and implementation of a 2.2V analog Gaussian Mixture Model (GMM) classifier, highlighting its performance through the classification of the Breast Cancer Dataset. The hardware implementation not only achieved accuracy on par with its




Fig. 15. Cadence classification results compared to actual results




Fig. 16. Output Currents




Fig. 17. Power Consumption

software counterpart but also slightly surpassed it, achieving an accuracy of 98.1% compared to the software's 97.6%.

One of the most notable advantages of the hardware implementation is its exceptionally low power consumption. The classifier consumed only 45.4  $\mu$ W, significantly lower than the target value of 220  $\mu$ W, showcasing its efficiency and making it a promising candidate for future low-power machine learning

applications.

These results underscore the potential of analog integrated circuits in performing complex machine learning tasks with reduced energy consumption, paving the way for advancements in edge computing, wearable devices, and other applications where power efficiency is critical. The success of this implementation suggests that future research and development in analog hardware for machine learning could lead to even more powerful, energy-efficient technologies.

## REFERENCES

- [1] B. Panić, J. Klemenc, and M. Nagode, "Gaussian mixture model based classification revisited: Application to the bearing fault classification," *Journal of Mechanical Engineering/Strojniški Vestnik*, vol. 66, no. 4, 2020.
- [2] V. Alimisis, G. Gennis, K. Touloupas, C. Dimas, M. Gourdouparis, and P. P. Sotiriadis, "Gaussian mixture model classifier analog integrated low-power implementation with applications in fault management detection," *Microelectronics Journal*, vol. 126, p. 105510, 2022. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0026269222001410>
- [3] T. Delbruck, "'bump' circuits for computing similarity and dissimilarity of analog voltages," in *IJCNN-91-Seattle International Joint Conference on Neural Networks*, vol. i, 1991, pp. 475–479 vol.1.
- [4] V. Alimisis, M. Gourdouparis, G. Gennis, C. Dimas, and P. P. Sotiriadis, "Analog gaussian function circuit: Architectures, operating principles and applications," *Electronics*, vol. 10, no. 20, 2021. [Online]. Available: <https://www.mdpi.com/2079-9292/10/20/2530>
- [5] K. Urahama and T. Nagao, "K-winners-take-all circuit with  $O(n)$  complexity," *IEEE Transactions on Neural Networks*, vol. 6, no. 3, pp. 776–778, May 1995.

## VI. APPENDIX




Fig. 18. Cadence Confusion Matrix

## VII. AUTHOR

**First Correspondence Author:** Athanasios Liakopoulos was born in Athens, Greece, in 2002 and is currently an undergraduate student at the School of Electrical & Computer Engineering, National Technical University of Athens. For correspondence: nassosliak@gmail.com, +30 6955682528.




Fig. 19. Cadence Classification Report




Fig. 20. Software Confusion Matrix




Fig. 21. Software Classification Report