Lab 3 Help Session

Landon Amaba & Joseph Starr

EEL3701C: Digital Logic and Computer System




Landon Amaba


- Debouncing
 - SR Latch
 - Breadboarding
- Counter Design
 - NSTT
 - Types of FFs
 - Quartus Implementation of a Counter

Landon's i

Landon Amaba


SR Latch






| s | R | Qn+1 | |
|---|---|-----------|--|
| 0 | 0 | 0 (Hold) | |
| 0 | 1 | 0 (Reset) | |
| 1 | 0 | 1 (Set) | |
| 1 | 1 | Forbidden | |


Landon's







Landon's i








Types of FFs (Built from SSIs)



Landon's i


Truth Table of DFlip Flop



D Flip Flip: Input of D at Clock = Output (Q)








| TQ | Q^+ |
|-----|-------|
| 0 0 | 0 |
| 0 1 | 1 |
| 1 0 | 1 |
| 1 1 | 0 |
| (b |) |

T Flip Flip: When T is true, the input at D is toggled.



Landon Amaba





| JKQ | Q^+ | |
|-------|-------|-------------------|
| 000 | 0 | |
| 001 | 1 | |
| 010 | 0 | |
| 0 1 1 | 0 | |
| 100 | 1 | $Q^+ = JQ' + K'Q$ |
| 101 | 1 | |
| 110 | 1 | |
| 111 | 0 | |

(b) Truth table and characteristic equation

JK Flip Flip:

J = Set K = Reset

Possible Combinations

Nothing True → Output = Input

 $J \rightarrow Output = 1$

 $K \rightarrow Output = 0$


Both True → Output = Toggled Input

$$\begin{array}{c}
1 \rightarrow 5 \rightarrow 0 \rightarrow 4 \rightarrow \underline{1} \\
001 \rightarrow 101 \rightarrow 000 \rightarrow 100 \rightarrow \underline{001}
\end{array}$$

Show synchronous vs asynchronous

- 1) NSTT
- 2) K-Maps
- 3) FF Equations
- 4) Design
- 5) Simulate
- 6) Build


Next State Truth Table





Next State Truth Table




Landon's








Quartus Demo









UF FIG

Landon's

Lab 3 Help Session Pl: Landon A

Date: 02/18/24

Descirption Counter with JK

