Department of Electrical & Computer Engineering Revision 0

Page 1/16 Lab 6 Report: Elementary CPU Design PI Name: Jaiden Magnan

April 10, 2025

Poche, Natalie

Class #: 11198

REQUIREMENTS NOT MET

N/A

VIDEO FILE LINK

https://youtu.be/leiCw0wOtsg?si=MGPtSdBVkfT43ET1

PROBLEMS ENCOUNTERED

Had some trouble with the simulation.

FUTURE WORK/APPLICATIONS

Lab 6 Builds and elementary CPU using the RALU from Lab4. It adds an instruction register, program counter, and ROM to store data and instructions. Using memory to perform simple arithmetic is one of the very basic things that can be done for computers, which make way for more complex algorithms that can be based on arithmetic.

Department of Electrical & Computer Engineering

Revision 0

Page 2/16 Lab 6 Report: Elementary CPU Design

PI Name: Jaiden Magnan April 10, 2025

Poche, Natalie

Class #: 11198

PRE-LAB QUESTIONS OR EXERCISES

Part 1 Pre-Lab Questions

- 1. Why did we require the new instruction register in this design?
 We need a new instruction register in the design to automate the code that go into the MUX select outputs.
- 2. In this section of the lab, you are setting the INPUT bus by hand. If you wanted to read or fetch this value from memory, what could you add to do this automatically for you every CLK cycle?

 If you want to read or fetch the INPUT from memory, you could add a ROM to store the value every CLK cycle automatically.
- 3. How would you add more instructions (i.e., 8 instead of 4) to the controller? To increase the number of instructions, add another bit to IR from two to three.

Part 2 Pre-Lab Questions

- 1. Why do we need the extra states in the LDAA and JMP instruction paths? We need the extra states in the LDAA and JMP instruction paths to set the address value to the PC.
- 2. What do you need to do to the address lines to get your program to start address \$37D0 (instead of \$2B70)? To get to address \$37D0, you need to directly connect the Adress[14..4] wire to the hex representation of \$37D0

April 10, 2025

Poche, Natalie

Class #: 11198

PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Each section of the pre-lab requirements should be completed separately, and in order. Include each of the following items in order. Note that some of these items will not apply to every lab. Anything scanned or copied must be clear and legible.

- Logic equations. (Note that logic equations do not contain activation levels.)
- All tables and figures should have captions with Figure/Table numbers and a description of for which part of the lab it references, e.g., *Table 3: Truth Table for Part B*.
- Truth tables and voltage tables (and/or next-state truth tables).
- When applicable, include Karnaugh Maps (i.e., K-Maps).
- Include hand-drawn circuits (when required). Label all input and output activation-levels and intermediate equations in the circuits.
- Include screenshots of the BDF designs of circuits.
 - o Label all input and output activation-levels, i.e., use L suffix for active-low signals and no suffix for active-high signals. Add chip and pin numbers to any schematic that will be constructed.
 - Images should be large enough so that inputs, outputs, labels, and parts are clearly visible and distinguishable to any reader.
 - Each BDF should have the following info on the top left corner (similar to the top right of this page):

Last Name. First Name

Lab #, *Part* #

Class #

PI Name:

Description: (short description of what is to be accomplished in the design; perhaps an equation)

- In Windows, I use the *Snipping Tool*, which is now built into Windows. Just type "snip" in the Windows search box and then select **Snipping Tool**.
- When necessary, include ASM Charts. These can be hand-drawn, but clear and legible. We recommend that you use resources like https://www.draw.io/ to create computer-generated ASMs.
- Truth tables or next-state truth tables should have the following characteristics.
 - o Can be either typed or hand-written and scanned (must be clear and legible)
 - o Must be in **counting order** (i.e., inputs of 000, 001, 010, 011, ..., 111)
 - Clearly distinguish inputs from outputs (see the example below that uses a thick line)
 - If you are designing a state machine or a controller, clearly indicate and separate signal values both before the clock and after the clock (i.e., Q1 and Q1⁺ respectively)
 - Tip: divide rows into consecutive groups of 4 (or 2 or 8) to make it easier for both you and your PI to read.
 - Example

A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Table: Caption for above table. It should reference the part of the lab, e.g., "Table 3: Truth Table for Part B."

Department of Electrical & Computer Engineering

Revision 0

Poche, Natalie

Class #: 11198

Page 4/16 Lab 6 Report: **Elementary CPU Design** PI Name: Jaiden Magnan April 10, 2025

• Voltage tables should have the following characteristics.

- o Must be in counting order (i.e., inputs of LLL, LLH, LHL, ..., HHH)
- Use similar formatting to truth tables (described above)

Department of Electrical & Computer Engineering

Revision 0

Poche, Natalie

Class #: 11198

Page 5/16 Lab 6 Report: **Elementary CPU Design** PI Name: Jaiden Magnan April 10, 2025

o Example

A(H)	B(H)	C(L)	Y(L)
L	L	L	Н
L	L	Н	Н
L	Н	L	L
L	Н	Н	Н
Н	L	L	Н
Н	L	Н	Н
Н	Н	L	Н
Н	Н	Н	L

- Include **meaningfully annotated** functional simulations.
 - Using the grouping tool, *group as many signals together as possible* (when it makes sense to group them)! If you are simulating a basic logic equation, group all the inputs together. If you are simulating a circuit that includes MSI elements, group signals of the form X_{N-0} . The most-significant bit should appear first, ending with the least-significant bit. If you are simulating an ALU, group the buses together as just described.
 - Not every row of your voltage table must be annotated in the waveform simulation, but your choices of rows that you annotate must be *encompassing*
 - o If you are designing a state machine or a controller, your CLK signal should appear *at the top* of your inputs and outputs. The general order is CLK -> Reset -> state bits -> inputs -> outputs.
 - o *Tip*: Use Microsoft Paint to annotate your waveforms. An alternative is to print out the waveforms, annotate them by hand, then scan and upload
 - O *Hint*: Consider a truth table where the output is true in significantly less cases than it is false (or vice versa). If the output signal is active-high, it would be wise to annotate only the cases where the output voltage is HIGH.
- Include every line of VHDL programs, including both *architecture* and *behavior* sections.
- Include every line of any **MIF** files. If these are associated with assembly language programs, you can either put the assembly code as comments or separately include assembly language programs

Class #: 11198 PI Name: Jaiden Magnan

Poche, Natalie

Page 6/16

Lab 6 Report: **Elementary CPU Design**

April 10, 2025

1. First RALU Controller




Table 1: Lab 6 Part 1.1 - ASM of RALU Controller

\mathbf{Q}_0	IR ₁	IR ₀	$\mathbf{Q_0}^+$	MSA ₁	MSA ₀	MSB ₁	MSB ₀	MSC ₂	MSC ₁	MSC ₀	IR.LD
0	-	-	1	0	1	0	1	0	0	0	1
1	0	0	0	0	1	0	1	0	0	0	0
1	0	1	0	1	1	1	0	1	0	1	0
1	1	0	0	0	0	1	0	0	0	0	0
1	1	1	0	1	1	1	0	1	1	1	0

Table 2: Lab 6 Part 1.2 - Next State Truth Table for RALU Controller

Class #: 11198 PI Name: Jaiden Magnan

Poche, Natalie

April 10, 2025

Page 7/16

Lab 6 Report: Elementary CPU Design

IR.LD = Q.

$$Q^{+}/0 = \overline{Q_0}$$

$$MSA(0) = \overline{IR(1)} \, \overline{IR(0)} \, Q_0 + \overline{IR(1)} \, IR(0) \, Q_0 + \overline{IR(1)} \, IR(0) \, Q_0$$

Table 3: Lab 6 Part 1 - Logic Equations for RALU Controller

Class #: 11198 PI Name: Jaiden Magnan

Poche, Natalie

April 10, 2025

Page 8/16

Lab 6 Report: Elementary CPU Design

```
-- Lab 6
🖳 Name: Natalie Poche
-- class#: 11198
-- PI Name: Jaiden Magnan
-- Due: April 10, 2025
library ieee;
use ieee.std_logic_1164.all;
entity Controller is port (
    -- Inputs
           in std_logic_vector (1 downto 0); -- Logic Bus
   IR:
           in std_logic;
   Q0:
   -- Outputs
   DO: out std_logic;
MSA: out std_logic_vector (1 downto 0);
MSB: out std_logic_vector (1 downto 0);
MSC: out std_logic_vector (2 downto 0)
   end Controller;
   architecture behavior of Controller is
       begin
       D0 \le (not Q0);
       MSA(1) <= ((Q0) and (
                                         IR(0));
       MSA(0) \ll (
                         Q0) and (
                                         IR(0)) or
                         Q0) and (
                                        IR(1)) and (
                                                             IR(0))) or
--
                  (not Q0); -- hold state
__
       MSB(1) \ll (
                         Q0) and (
                                         IR(1)) or
__
                         Q0) and (not IR(1)) and (
                                                             IR(0)) or
__
                  (not Q0); -- hold state
                        Q0) and (not IR(1)) and (not IR(0)));
--
       MSB(0) \ll (
       MSC(2) \ll (
                         Q0) and (
--
                                         IR(0));
       MSC(1) \ll (
                         Q0) and (
                                         IR(1)) and (
--
                                                            IR(0)));
       MSC(0) \ll (
                         Q0) and (
                                         IR(0));
       D0 \leftarrow (not Q0);
       MSA(1) \leftarrow ((not IR(1)) and (IR(0))) or
                  ((IR(1)) and (IR(0)));
       MSA(0) \leftarrow ((not IR(1)) and (not IR(0))) or
                      ((not IR(1)) and (IR(0))) or
       ((IR(1)) \text{ and } (IR(0)));
MSB(1) <= ((\text{not } IR(1)) \text{ and } (IR(0))) \text{ or }
                      ((IR(1)) and (not IR(0))) or ((IR(1)) and (IR(0)));
       MSB(0) \leftarrow ((not IR(1)) and (not IR(0)));
       MSC(2) \leftarrow ((not IR(1)) and (IR(0))) or
                      ((IR(1)) and (IR(0)));
       MSC(1) \leftarrow ((IR(1)) \text{ and } (IR(0)));
       MSC(0) \leftarrow ((not IR(1)) and (IR(0))) or
                      ((IR(1)) and (IR(0)));
       end behavior;
```

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Class #: 11198

Poche, Natalie

Page 9/16

Lab 6 Report: Elementary CPU Design

PI Name: Jaiden Magnan April 10, 2025

Lab 6 Part 1

Name: Natalie Poche

Class #: 11198

PI Name: Jaiden Magnen

Description: IR For CPU RALU






Table 5: Lab 6 Part 1 - BDF of IR Part of RALU

Department of Electrical & Computer Engineering

Revision 0

Page 10/16

Lab 6 Report: Elementary CPU Design

Poche, Natalie Class #: 11198

PI Name: Jaiden Magnan April 10, 2025

> C[6.0]




Table 6: Lab 6 Part 1 - BDF of RALU




Table 7: Lab 6 Part 1 - Functional Simulation of RALU

Page 11/16

Department of Electrical & Computer Engineering

Revision 0

Lab 6 Report: Elementary CPU Design PI Name: Jaiden Magnan

April 10, 2025

Poche, Natalie

Class #: 11198

2. Second RALU Controller with ROM




Table 8: Lab 6 Part 2.1 - ASM for RALU with ROM

IR ₂	IR_1	IR_0	\mathbf{Q}_{1}	Q_0	Q_1^+	Q_0^+	MSA ₁	MSA ₀	MSB ₁	MSB ₀	MSC ₂	MSC ₁	MSC ₀	IR.LD	PC.INC	PC.LD
-	-	-	0	0	0	1	0	1	1	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1	1	1	0	1	0	1	0	1	0
0	1	0	0	1	1	0	0	1	0	0	0	0	0	0	1	0
0*	1*	0*	1	0	0	0	0	0	1	0	0	0	0	0	1	0
0	1	1	0	1	0	0	1	1	1	0	1	1	1	0	1	0
1	0	0	0	1	0	0	1	1	1	0	1	1	0	0	1	0
1	0	1	0	1	1	1	0	1	1	0	0	0	0	0	1	0
1*	0*	1*	1	1	0	0	0	1	1	0	0	0	0	0	0	1
1	1	0	0	1	0	0	0	1	1	0	0	0	0	0	1	0
1	1	1	0	1	0	0	0	1	1	0	0	0	0	0	1	0

Table 9: Lab 6 Part 2.2 - Next State Truth Table for RALU with ROM

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

PI Name: Jaiden Magnan April 10, 2025

Poche, Natalie

Class #: 11198

Page 12/16

Lab 6 Report: Elementary CPU Design

```
-- Lab 6 Part 2
Name: Natalie Poche
-- Class #: 111938
library ieee;
use ieee.std_logic_1164.all;
entity Controller is port(
    -- Outputs
    IR_LD, PC_INC, PC_LD : out std_logic;
   D: out std_logic_vector (1 downto 0);
MSA: out std_logic_vector (1 downto 0);
MSB: out std_logic_vector (1 downto 0);
MSC: out std_logic_vector (2 downto 0);
    -- Inputs
   Q : in std_logic_vector (1 downto 0);
   IR : in std_logic_vector (2 downto 0)
):
end Controller;
architecture behavior of Controller is
    D(1) \leftarrow (\text{(not IR(2)) and (IR(1)) and (not IR(0)) and (not Q(1)) and (Q(0))) or}
            (( IR(2)) and (not IR(1)) and ( IR(0)) and (not Q(1)) and ( Q(0)));
    D(0) \leftarrow ((not Q(1)) and (not Q(0))) or
            (( IR(2)) and (not IR(1)) and ( IR(0)) and (not Q(1)) and ( Q(0)));
    IR_LD \leftarrow ((not Q(1)) and (not Q(0)));
    PC_{INC} \leftarrow (((Q(1)) \text{ or } (Q(0))) \text{ and } ((\text{not } IR(2)) \text{ or } (IR(1)) \text{ or } (\text{not } IR(0)) \text{ or } (\text{not } Q(1)) \text{ or } (\text{not } Q(0))));
    PC_LD \leftarrow ((IR(2)) \text{ and } (not IR(1)) \text{ and } (IR(0)) \text{ and } (Q(1)) \text{ and } (Q(0)));
   MSA(0) \leftarrow ((IR(2)) \text{ or } (not IR(1)) \text{ or } (IR(0)) \text{ or } (not Q(1)) \text{ or } (Q(0)));
   MSB(1) \leftarrow ((IR(2)) \text{ or } (IR(1)) \text{ or } (IR(0)) \text{ or } (Q(1)) \text{ or } (not Q(0)));
   MSB(0) \leftarrow ((not IR(2)) \text{ and } (not IR(1)) \text{ and } (not IR(0)) \text{ and } (not Q(1)) \text{ and } (Q(0)));
   MSC(1) \leftarrow ((not IR(2)) \text{ and } (IR(1)) \text{ and } (IR(0)) \text{ and } (not Q(1)) \text{ and } (Q(0))) \text{ or }
            (( IR(2)) and (not IR(1)) and (not IR(0)) and (not Q(1)) and ( Q(0)));
   MSC(0) \leftarrow ((not IR(2)) \text{ and } (not IR(1)) \text{ and } (IR(0)) \text{ and } (not Q(1)) \text{ and } (Q(0))) \text{ or } ((not IR(2)) \text{ and } (IR(1)) \text{ and } (IR(0)) \text{ and } (not Q(1)) \text{ and } (Q(0)));
end behavior;
```

Table 10: Lab 6 Part 2 - VHDL Code for Controller for RALU with ROM

Department of Electrical & Computer Engineering

Revision 0

PI Name: Jaiden Magnan April 10, 2025

Poche, Natalie

Class #: 11198

Page 13/16

Lab 6 Report: Elementary CPU Design

Address		Mach	A	В	A	В	A	В	A	В
		Codes								
\$2B70	LDAA #7	\$2, #7	0111	0000						
\$2B72	TAB	\$0	0111	0111						
\$2B73	LDAA #3	\$2, #3	0011	0111						
\$2B75	ABA	\$1	1010	0111	1010	0111	1010	0111	1010	0111
\$2B76	SAR	\$3	0101	0111	0101	0111	0101	0111	0101	0111
\$2B77	ABA	\$1	1100	0111	1100	0111	1100	0111	1100	0111
\$2B78	ABA	\$1	0011	0111	0011	0111	0011	0111	0011	0111
\$2B79	JMP 5	\$5, #5	0011	0111	0011	0111	0011	0111	0011	0111
\$2B7B	ABA	\$1								
\$2B7C	TAB	\$0								

Table 11: Lab 6 Part 2 - Program for ROM MIF file

```
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors. Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
-- Quartus Prime generated Memory Initialization File (.mif)
WIDTH=8;
                               % Memory Width, needs to be a decimal number %
DEPTH=32768;
                              % Memory Depth %
ADDRESS_RADIX=HEX;
                               % Addesss and value radixes are optional %
                               % Enter BIN, DEC, HEX, or OCT Unless specified otherwise, radixes = HEX %
DATA RADIX=HEX;
-- Specify values for addresses, can be single address or range
CONTENT
BEGIN
                     : 0;
        [0..2B6F]
                               % First $80 values are 0 %
                               % Single Address Data, at address 2B70 value is 2 %
                      : 2;
                      : 7;
       2B71
       2B72
                      : 0;
       2B73
       2B74
                       : 1;
       2B75
        2B76
                       : 3;
                       : 1;
       2B77
       2B78
                       : 1;
        2B79
                       : 5;
       2B7A
                       : 5;
       2B7B
                      : 1;
       2B7C
                      : 0;
       [2B7D..7FFF]
                      : 0;
END;
```

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering


Revision 0

Class #: 11198 PI Name: Jaiden Magnan April 10, 2025

Poche, Natalie

Page 14/16

Lab 6 Report: Elementary CPU Design






Table 13: Lab 6 Part 2 - BDF of ROM Component 32K x 8




Table 14: Lab 6 Part 2 - BDF of IR Component with IR2, IR1, and IR0

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Page 15/16

Lab 6 Report: Elementary CPU Design

Poche, Natalie Class #: 11198 PI Name: Jaiden Magnan

April 10, 2025




Table 15: Lab 6 Part 2 - BDF of RALU with ROM

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Page 16/16

Lab 6 Report: Elementary CPU Design

PI Name: Jaiden Magnan April 10, 2025

Poche, Natalie

Class #: 11198




Table 16: Lab 6 Part 2 - Functional Simulation of RALU with ROM Component