

# Lab 3 Help Session

**Landon Amaba & Joseph Starr**

EEL3701C: Digital Logic and Computer System


**UF** | Electrical & Computer Engineering  
UNIVERSITY *of* FLORIDA

- Debouncing
  - SR Latch
  - Breadboarding
- Counter Design
  - NSTT
  - Types of FFs
  - Quartus Implementation of a Counter

# SR Latch



## SR Latch

S	R	Q	$\bar{Q}$
0	0	1	0
0	0	0	1
0	1	0	1
1	0	1	0
1	1	0	0





S	R	Q <sub>n+1</sub>
0	0	0 (Hold)
0	1	0 (Reset)
1	0	1 (Set)
1	1	Forbidden

# SR Latch - Breadboard



# More S-R Latch


Logic Sketch






# Types of FFs (Built from SSIs)


SR Flip Flop




JK Flip Flop



D Flip Flop



T Flip Flop




hackatronic.com

# D Flip Flop

Truth Table of DFlip Flop


D	CLK	Q	Q'
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0



hackatronic.com

D Flip Flop:  
Input of D at Clock = Output (Q)

# T Flip Flop



(a)


$T$	$Q$	$Q^+$
0	0	0
0	1	1
1	0	1
1	1	0

(b)

T Flip Flop:  
When T is true, the input at D is toggled.



# JK Flip Flop



(a) J-K flip-flop

J	K	Q	Q <sup>+</sup>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

$$Q^+ = JQ' + K'Q$$

(b) Truth table and characteristic equation

JK Flip Flop:

J = Set   K = Reset

Possible Combinations

Nothing True → Output = Input

J → Output = 1

K → Output = 0

Both True → Output = Toggled Input

1  $\rightarrow$  5  $\rightarrow$  0  $\rightarrow$  4  $\rightarrow$  1

001  $\rightarrow$  101  $\rightarrow$  000  $\rightarrow$  100  $\rightarrow$  001

Show synchronous vs asynchronous

- 1) NSTT
- 2) K-Maps
- 3) FF Equations
- 4) Design
- 5) Simulate
- 6) Build

# Next State Truth Table

$1 \rightarrow \underline{5} \rightarrow \underline{0} \rightarrow \underline{4} \rightarrow 1 \leftarrow$

$Q_2$	$Q_1$	$Q_0$	$Q_2^+$	$Q_1^+$	$Q_0^+$
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	X	X	X
0	1	1	X	X	X
1	0	0	0	0	1
1	0	1	0	0	0
1	1	0	X	X	X
1	1	1	X	X	X

# Next State Truth Table

$1 \rightarrow \underline{5} \rightarrow \underline{0} \rightarrow \underline{4} \rightarrow 1 \leftarrow$

$Q_2$	$Q_1$	$Q_0$	$D_2^+$ $Q_2^+$	$D_1^+$ $Q_1^+$	$D_0^+$ $Q_0^+$
0	0	0	1	0	0
0	0	1	1	0	1
0	1	0	X	X	X
0	1	1	X	X	X
1	0	0	0	0	1
1	0	1	0	0	0
1	1	0	X	X	X
1	1	1	X	X	X
			↑	↑	↑

$D_2$   $Q_1$   $Q_0$

	00	01	11	10
$Q_2$	1	1	X	X
0	0	0	X	X
1				

$D_2 = \overline{Q_2}$

$Q_1 \rightarrow GND$

$D_0$   $Q_1$   $Q_0$

	00	01	11	10
$Q_2$	0	1	X	X
0	0	1	X	X
1	1	0	X	X






$D_0 = \overline{Q_2} Q_0 + Q_2 \overline{Q_0}$

# Lab 3 Help Session

PI: Landon A

Date: 02/18/24


Description Counter








Landon's iPad





# Quartus Demo

$\downarrow$ $Q_2$	$\downarrow$ $Q_1$	$\downarrow$ $Q_0$	$\downarrow$ $Q_2^+$	$\downarrow$ $Q_1^+$	$\downarrow$ $Q_0^+$	$\downarrow$ $T_2$	$J_0$	$K_0$
0	0	0	1	0	0	1	0	X
0	0	1	1	0	1	1	X	0
0	1	0	X	X	X	X	X	X
0	1	1	X	X	X	X	X	X
1	0	0	0	0	1	1	1	X
1	0	1	0	0	1	1	X	1
1	1	0	X	X	X	X	X	X
1	1	1	X	X	X	X	X	X

$$D_2 = \overline{Q_2}$$

$$T_2 = Q_2$$

$$J_0 = Q_2$$

$$K_0 = Q_2$$

0	0
0	1

$$\begin{matrix} 0 & 0 \\ 1 & 0 \end{matrix} = X0$$

$$\begin{matrix} 1 & 0 \\ 1 & 1 \end{matrix} = 1X$$

$$\begin{matrix} 0 & 1 \\ 1 & 1 \end{matrix} = X1$$

Lab 3 Help Session  
PI: Landon A  
Date: 02/18/24  
Description Counter with JK

