University of Florida **EEL 3701C: Digital Logic & Computer Systems**Department of Electrical & Computer Engineering Revision **0** 

Department of Electrical & Computer Engineering

Rev
Page 1/19

Lab # Rev

Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

Class #: 11198

## REQUIREMENTS NOT MET

N/A

## **VIDEO FILE LINK**

https://youtu.be/a4qPu9fNiyM

## PROBLEMS ENCOUNTERED

Had some trouble figuring out the lights but managed to make it work with some outside help.

## **FUTURE WORK/APPLICATIONS**

The lab gives us more practice in Quartus while utilizing different projects. Additionally, through this lab we work with mixed logic and truth tables as well as correlating something we built in Quartus into a working circuit on our breadboards. This is beneficial as we get used to connecting circuits as future labs can have more challenging conecpts.

University of Florida **EEL 3701C: Digital Logic & Computer Systems** Poche, Natalie Department of Electrical & Computer Engineering Revision **0** Class #: 11198

Page 2/19 Lab # Report: Lab 1 PI Name: Jaiden Magnan February 6, 2025

# PRE-LAB QUESTIONS OR EXERCISES

N/A

Page 3/19 Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

Class #: 11198

# PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

Each section of the pre-lab requirements should be completed separately, and in order. Include each of the following items in order. Note that some of these items will not apply to every lab. Anything scanned or copied *must be clear and legible*.

- Logic equations. (Note that logic equations do not contain activation levels.)
- All tables and figures should have captions with Figure/Table numbers and a description of for which part of the lab it references, e.g., *Table 3: Truth Table for Part B*.
- Truth tables and voltage tables (and/or next-state truth tables).
- When applicable, include Karnaugh Maps (i.e., K-Maps).
- Include hand-drawn circuits (when required). Label all input and output activation-levels and intermediate equations in the circuits.
- Include screenshots of the BDF designs of circuits.
  - Label all input and output activation-levels, i.e., use \_L suffix for active-low signals and no suffix for active-high signals. Add chip and pin numbers to any schematic that will be constructed.
  - o Images should be large enough so that inputs, outputs, labels, and parts are clearly visible and distinguishable to any reader.
  - Each BDF should have the following info on the top left corner (similar to the top right of this page):

Last Name, First Name

*Lab* #, *Part* #

Class #

PI Name:

Description: (short description of what is to be accomplished in the design; perhaps an equation)

- o In Windows, I use the *Snipping Tool*, which is now built into Windows. Just type "snip" in the Windows search box and then select *Snipping Tool*.
- When necessary, include ASM Charts. These can be hand-drawn, but clear and legible. We recommend that you use resources like <a href="https://www.draw.io/">https://www.draw.io/</a> to create computer-generated ASMs.
- Truth tables or next-state truth tables should have the following characteristics.
  - o Can be either typed or hand-written and scanned (must be clear and legible)
  - o Must be in **counting order** (i.e., inputs of 000, 001, 010, 011, ..., 111)
  - o Clearly distinguish inputs from outputs (see the example below that uses a thick line)
  - o If you are designing a state machine or a controller, clearly indicate and separate signal values both before the clock and after the clock (i.e., Q1 and Q1<sup>+</sup>, respectively)
  - o Tip: divide rows into consecutive groups of 4 (or 2 or 8) to make it easier for both you and your PI to read.
  - o Example

A	В	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

Table: Caption for above table. It should reference the part of the lab, e.g., "Table 3: Truth Table for Part B."

University of Florida EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering Revision 0 Class #: 11198
Page 4/19 Lab # Report: Lab 1 PI Name: Jaiden Magnan

February 6, 2025

Poche, Natalie

• Voltage tables should have the following characteristics.

- o Must be in counting order (i.e., inputs of LLL, LLH, LHL, ..., HHH)
- Use similar formatting to truth tables (described above)

**EEL 3701C: Digital Logic & Computer Systems** University of Florida Revision 0

Department of Electrical & Computer Engineering

Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

Class #: 11198

#### o Example

Page 5/19

A(H)	B(H)	C(L)	Y(L)
L	L	L	Н
L	L	Н	Н
L	Н	L	L
L	Н	Н	Н
Н	L	L	Н
Н	L	Н	Н
Н	Н	L	Н
Н	Н	Н	L

- Include **meaningfully annotated** functional simulations.
  - Using the grouping tool, *group as many signals together as possible* (when it makes sense to group them)! If you are simulating a basic logic equation, group all the inputs together. If you are simulating a circuit that includes MSI elements, group signals of the form  $X_{N-0}$ . The most-significant bit should appear first, ending with the least-significant bit. If you are simulating an ALU, group the buses together as just described.
  - Not every row of your voltage table must be annotated in the waveform simulation, but your choices of rows that you annotate must be encompassing
  - o If you are designing a state machine or a controller, your CLK signal should appear at the top of your inputs and outputs. The general order is CLK -> Reset -> state bits -> inputs -> outputs.
  - **Tip**: Use Microsoft Paint to annotate your waveforms. An alternative is to print out the waveforms, annotate them by hand, then scan and upload
  - O Hint: Consider a truth table where the output is true in significantly less cases than it is false (or vice versa). If the output signal is active-high, it would be wise to annotate only the cases where the output voltage is HIGH.
- Include every line of VHDL programs, including both *architecture* and *behavior* sections.
- Include every line of any MIF files. If these are associated with assembly language programs, you can either put the assembly code as comments or separately include assembly language programs

Department of Electrical & Computer Engineering

Lab # Report: Lab 1

Class #: 11198 PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

#### **Lab 1 Part 1: Introduction to Positive Logic**

$$V = \overline{(A + \overline{B}) \cdot (\overline{C \cdot \overline{D}})}$$

Page 6/19

Active High: A,B,C,D,V Active Low: None





Table 1: Lab 1 Part 1.1 - Circuit Design with no AND or OR gate bubbles

W= (A+B)·(C·D) Active High: A,B,C,D,V Active Low: None



## **EEL 3701C: Digital Logic & Computer Systems**

Department of Electrical & Computer Engineering

Revision 0

Class #: 11198

Poche, Natalie

Page 7/19

Lab # Report: Lab 1 PI Name: Jaiden Magnan February 6, 2025


Lab 1, Part A

Name: Natalie Poche

Class #: 11198

PI Name: Jaiden Magnan

Description: W = /[(A + /B) \* /(C \* /D)]






Table 3: Lab 1 Part 1.3 – BDF Circuit Design for W

A	В	C	D	/B	/D	A + /B	C * /D	/(C * /D)	(A + /B) * /(C * /D)	W
0	0	0	0	1	1	1	0	1	1	0
0	0	0	1	1	0	1	0	1	1	0
0	0	1	0	1	1	1	1	0	0	1
0	0	1	1	1	0	1	0	1	1	0
0	1	0	0	0	1	0	0	1	0	1
0	1	1	0	0	1	0	1	0	0	1
0	1	1	1	0	0	0	0	1	0	1
1	0	0	0	1	1	1	0	1	1	0
1	0	0	1	1	0	1	0	1	1	0
1	0	1	0	1	1	1	1	0	0	1
1	0	1	1	1	0	1	0	1	1	0
1	1	0	0	0	1	1	1	0	0	1
1	1	1	0	0	1	1	1	0	0	1
1	1	1	1	0	0	1	0	1	1	0

Table 4: Lab 1 Part 1.4 - Truth Table for W

EEL 3701C: Digital Logic & Computer Systems
Revision 0

Department of Electrical & Computer Engineering

Class #: 11198 PI Name: Jaiden Magnan

Poche, Natalie

February 6, 2025

Page 8/19

Lab # Report: Lab 1

A(H)	B(H)	C(H)	D(H)	B(L)	D(L)	A +	C * /D	/(C *	(A + /B) * /(C *	W(H)
						/B		/D)	/D)	
L	L	L	L	Н	Н	Н	L	Н	Н	L
L	L	L	Н	Н	L	Н	L	Н	Н	L
L	L	Н	L	Н	Н	Н	Н	L	L	Н
L	L	Н	Н	Н	L	Н	L	Н	H1	L
L	Н	L	L	L	Н	L	L	Н	L	Н
L	Н	Н	L	L	Н	L	Н	L	L	Н
L	Н	Н	Н	L	L	L	L	Н	L	Н
Н	L	L	L	Н	Н	Н	L	Н	Н	L
Н	L	L	Н	Н	L	Н	L	Н	Н	L
Н	L	Н	L	Н	Н	Н	Н	L	L	Н
Н	L	Н	Н	Н	L	Н	L	Н	Н	L
Н	Н	L	L	L	Н	Н	Н	L	L	Н
Н	Н	Н	L	L	Н	Н	Н	L	L	Н
Н	Н	Н	Н	L	L	Н	L	Н	Н	L

Table 5: Lab 1 Part 1.5 – Voltage Table for W

	Name	Value	0 ps	200 <sub>t</sub> 0 ns	400 <sub>t</sub> 0 ns	600 <sub>1</sub> 0 ns	800 <sub>1</sub> 0 ns	1.0 us	1.2 us
		0 ps	0 ps						
<b>*</b>	▼ Inputs	B 0000		<b>(XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX</b>	300000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	000000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXX
in_	Α	B 0	LLLLL	LLLHHHA	H H H H 1 L L L	L L L L H H H H	N N N H		
in_	В	B 0	LLLLH	н н н н н н	H  4 H H L L L L	HHHHLLL	н н н н		
in_	С	B 0	LLHHL	LHHLLHH	LLHHLLHH	LLHHLLHH	LLHH		
in_	D	B 0	LHLHL	HTHTHTH	<u> </u>	LH LH LH LH	L# L#		ИΠ
out	W	ВХ	<u> </u>	H H H H L L L L L H H L	. L L L H L L L L H	LНН L Н			

Table 6: Lab 1 Part 1.6 – Time Simulation Results from BDF of W

University of Florida **EEL 3701C: Digital Logic & Computer Systems**Department of Electrical & Computer Engineering Revision **0** 

Department of Electrical & Computer Engineering Revision 0
Page 9/19
Lab # Report: Lab 1

PI Name: Jaiden Magnan

February 6, 2025

Poche, Natalie

Class #: 11198

#### **Lab 1 Part 3: Introduction to Mixed Logic**






Table 7: Lab 1 Part 3.1 - Circuit Design for X

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering Revision 0

Lab # Report: Lab 1 PI Name: Jaiden Magnan

February 6, 2025

Poche, Natalie

Class #: 11198

Lab 1, Part B


Page 10/19

Name: Natalie Poche

Class #: 11198

PI Name: Jaiden Magnan

Description: X = /[(A +/B) \* /(C \*/D)]






Table 8: Lab 1 Part 3.2 – BDF Circuit Design for X

A	В	C	D	/B	/D	A + /B	C * /D	/(C * /D)	X
0	0	0	0	1	1	1	0	1	1
0	0	0	1	1	0	1	0	1	1
0	0	1	0	1	1	1	1	0	0
0	0	1	1	1	0	1	0	1	1
0	1	0	0	0	1	0	0	1	0
0	1	1	0	0	1	0	1	0	0
0	1	1	1	0	0	0	0	1	0
1	0	0	0	1	1	1	0	1	1
1	0	0	1	1	0	1	0	1	1
1	0	1	0	1	1	1	1	0	0
1	0	1	1	1	0	1	0	1	1
1	1	0	0	0	1	1	1	0	0
1	1	1	0	0	1	1	1	0	0
1	1	1	1	0	0	1	0	1	1

Table 9: Lab 1 Part 3.3 – Truth Table for X

Page 11/19

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering

Revision 0

Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

A(H)	B(L)	C(H)	D(L)	X(L)
L	Н	L	Н	Н
L	Н	L	L	Н
L	Н	Н	Н	L
L	Н	Н	L	Н
L	L	L	Н	L
L	L	Н	Н	L
L	L	Н	L	L
Н	Н	L	Н	Н
Н	Н	L	L	Н
Н	Н	Н	Н	L
Н	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	Н	L
Н	L	Н	L	Н

Table 10: Lab 1 Part 3.3 – Voltage Table for X

	Name	Value 0 ps	0 ps 0 ps	200 <sub>1</sub> 0 ns	400 <sub>1</sub> 0 ns	600 <sub>t</sub> 0 ns	800 <sub>r</sub> 0 ns	1.0 us	1.2 us
<u>i</u>	▼ Inputs	B 0000	000000	XXXXXXXXXXX	000000000000000000000000000000000000000	000000000000000000000000000000000000000	XXXXXXXXXXXX	XXXXXXXX	000000
in_	Α	ВО	LLLLL		H H H H L L L L	ГГГГНННН	ниницццц	L L L H H H	нинин
in_	В	ВО	LLLLH	H H H L L L L	H H H H L L L L	H H H H L L L L	H H H L L L L	1 H H H L L L	L H H H
in_	С	ВО	LLHHL	LHHLLHH	LLHHLLHH	L L H H L L H H	LLHHLLHH	L L H H L Z H	H L L H H
in_	D	ВО	1 H L H L	ЯГНГНГН	THTH	L H L H L H L H		LHLHLHL	H L H L H
out	X_L	ВХ	1111	н н н н г ц н н н н н	<b>ЈННИ М</b> СК С С С	1 H H H L J H H H J L	иннитг г г г г г	и н н и	1 4 4 4 7

Table 11: Lab 1 Part 3.3 – Time Simulation Results for X

Page 12/19

Lab # Report: Lab 1 PI Name: Jaiden Magnan February 6, 2025

## **Lab 1 Part 4: Conversion Between Activation Levels**


Lab 1, Part C

Name: Natalie Poche

Class #: 11198

PI Name: Jaiden Magnan

Description: Copy of Graphs from 2 (W = /[(A + /B) \* /(C \* /D)] and 3 (X = /(A + /B) \* /(C \* /D)]



Poche, Natalie




Table 12: Lab 1 Part 4.1 – BDF of W and X

A	В	C	D	/B	/D	A + /B	C * /D	/(C * /D)	X	W
0	0	0	0	1	1	1	0	1	1	0
0	0	0	1	1	0	1	0	1	1	0
0	0	1	0	1	1	1	1	0	0	1
0	0	1	1	1	0	1	0	1	1	0
0	1	0	0	0	1	0	0	1	0	1
0	1	1	0	0	1	0	1	0	0	1
0	1	1	1	0	0	0	0	1	0	1
1	0	0	0	1	1	1	0	1	1	0
1	0	0	1	1	0	1	0	1	1	0
1	0	1	0	1	1	1	1	0	0	1
1	0	1	1	1	0	1	0	1	1	0
1	1	0	0	0	1	1	1	0	0	1
1	1	1	0	0	1	1	1	0	0	1
1	1	1	1	0	0	1	0	1	1	0

*Table 13: Lab 1 Part 4.2 – Truth Table for W and X* 

Page 13/19

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering

Revision 0

Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

A(H)	B(H)	C(H)	D(H)	X(L)	W(H)
L	L	L	L	Н	L
L	L	L	Н	Н	L
L	L	Н	L	L	Н
L	L	Н	Н	H1	L
L	Н	L	L	L	Н
L	Н	Н	L	L	Н
L	Н	Н	Н	L	Н
Н	L	L	L	Н	L
Н	L	L	Н	Н	L
Н	L	Н	L	L	Н
Н	L	Н	Н	Н	L
Н	Н	L	L	L	Н
Н	Н	Н	L	L	Н
Н	Н	Н	Н	Н	L

Table 14: Lab 1 Part 4.2 – Voltage Table for W and X

	Name	Value 0 ps	0 ps 0 ps	200 <sub>1</sub> 0 ns	400 <sub>1</sub> 0 ns	600 <sub>1</sub> 0 ns	800 <sub>1</sub> 0 ns	1.0 <sub>i</sub> us	1.2 us
<u> </u>	▼ Inputs	B 0000			000000000000000000000000000000000000000	000000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX		0000000
in_	Α	B 0	LLLLL	гггнннн	H H H H L L L L	L L L A H H H	H H H H L L L L 1	~ L L H H H	нннн
in_	В	B 0	LLLLH	HHLLLLL	H H H L L L L	H H H L L L L	н н н <u>L L L L</u> I	4 H H H L L L	<u>г</u> нннн
in_	С	B 0	LLHHL	L H H L L H H	LLHHLLHH	LLHHLLHH	LLHHLLHH	LLHHLLH	HLLHH
in_	D	B 0	LHLHL	H L H L H L H		<u> </u>	<u> </u>	L H L H L H L	HTHTH
**	▼ Outp	BXX	<b>X</b> 01XXX	10 \( \dagger{0} 1\dagger{0} \lambda \)	01 (01 (0)	X 10 X01XX	01 ((() 01 (())	10 \01\(	X <u>01</u> XX
out	W	ВХ	T T THM T T A	H H H W L L VH H L	<u> </u>	H H H H H L L L L H H L	L L L H H L L L H H L L	BHHHALL da	HLL L 1844L
out	X	ВХ	H H ԿԵՆ ԿԱՆ	L L L L H H H Z L H	H H HL LH H H H L LA	N_	H H H L L H H H M L L H M		14 H H H L L H

Table 15: Lab 1 Part 4.2 – Wave Simulation Result for W and X

Page 14/19

Department of Electrical & Computer Engineering

Revision 0
Lab # Report: Lab 1

Class #: 11198

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

#### **Lab 1 Part 5: Logic Minimization Using Mixed Logic**

$$Y = \overline{(A + \overline{B}) \cdot (\overline{C \cdot \overline{D}})}$$

Active High: A, C Active Low: B, D, Y




Table 16: Lab 1 Part 5.1 - Circuit Diagram for Y

$$Z = (\overline{A \cdot B})(\overline{C} + D)$$

Active High: A,C,Z Active Low: B,D




Table 17: Lab 1 Part 5.1 - Circuit Diagram for Z

EEL 3701C: Digital Logic & Computer Systems
Revision 0

Department of Electrical & Computer Engineering

PI Name: Jaiden Magnan

Lab # Report: Lab 1 Page 15/19

February 6, 2025

Poche, Natalie

Class #: 11198

A	В	C	D	/B	/D	A + /B	C * /D	/(C * /D)	(A + /B) * /(C * /D)	Y
0	0	0	0	1	1	1	0	1	1	0
0	0	0	1	1	0	1	0	1	1	0
0	0	1	0	1	1	1	1	0	0	1
0	0	1	1	1	0	1	0	1	1	0
0	1	0	0	0	1	0	0	1	0	1
0	1	1	0	0	1	0	1	0	0	1
0	1	1	1	0	0	0	0	1	0	1
1	0	0	0	1	1	1	0	1	1	0
1	0	0	1	1	0	1	0	1	1	0
1	0	1	0	1	1	1	1	0	0	1
1	0	1	1	1	0	1	0	1	1	0
1	1	0	0	0	1	1	1	0	0	1
1	1	1	0	0	1	1	1	0	0	1
1	1	1	1	0	0	1	0	1	1	0

Table 18: Lab 1 Part 5.2 - Truth Table for Y

Α	В	С	D	/A	/C	/A * B	/C + D	(/A * B) * (/C + D)	Z
0	0	0	0	1	1	0	1	0	1
0	0	0	1	1	1	0	1	0	1
0	0	1	0	1	0	0	0	0	1
0	0	1	1	1	0	0	1	0	1
0	1	0	0	1	1	1	1	1	0
0	1	1	0	1	0	1	0	0	1
0	1	1	1	1	0	1	1	1	0
1	0	0	0	0	1	0	1	0	1
1	0	0	1	0	1	0	1	0	1
1	0	1	0	0	1	0	1	0	1
1	0	1	1	0	1	0	1	0	1
1	1	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	1
1	1	1	1	0	0	0	1	0	1

Table 19: Lab 1 Part 5.2 - Truth Table for Z

Page 16/19

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering

Revision 0

Lab # Report: Lab 1

PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie

A(H)	B(L)	C(H)	D(L)	Y(L)
L	Н	L	Н	Н
L	Н	L	L	Н
L	Н	Н	Н	L
L	Н	Н	L	H1
L	L	L	Н	L
L	L	Н	Н	L
L	L	Н	L	L
Н	Н	L	Н	Н
Н	Н	L	L	Н
Н	Н	Н	Н	L
Н	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	Н	L
Н	L	Н	L	Н

Table 20: Lab 1 Part 5.3 - Voltage Table for Y

A(L)	B(H)	C(L)	D(H)	Z(H)
Н	L	Н	L	Н
Н	L	Н	Н	Н
Н	L	L	L	Н
Н	L	L	Н	Н
Н	Н	Н	L	L
Н	Н	L	L	Н
Н	Н	L	Н	L
L	L	Н	L	Н
L	L	Н	Н	Н
L	L	Н	L	Н
L	L	Н	Н	Н
L	Н	L	L	Н
L	Н	L	L	Н
L	Н	L	Н	Н

Table 21: Lab 1 Part 5.3 - Voltage Table for Z

Page 17/19

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering

Revision 0

Lab # Report: Lab 1

Class #: 11198

Poche, Natalie

PI Name: Jaiden Magnan February 6, 2025

	Name	Value 0 ps	0 ps 0 ps	200 <sub>r</sub> 0 ns	400 <sub>1</sub> 0 ns	600 <sub>1</sub> 0 ns	800 <sub>1</sub> 0 ns	1.0 us	1.2 us
<b>=</b>	▼ Inputs	B 0000	XXXXXX	<b>0000000000000000000000000000000000000</b>	000000000	000000000000000000000000000000000000000	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	XXXXXXXXX	000000
in_	Α	B 0	LLLL	L L L H H H H	H H H H L L L L	L L L L H H H A	H H H H L L L L L	LLLUHHA	н н н н н
in_	В	B 0	LL LL H	H H H L L L L	ннннцццц	яннн гггг	H H H L L L L	4 14 H L L L	<sub>L</sub> н н н н
in_	С	B 0	LLHHL	LHHLLHH	LLHHLLHH	LLHHLLHH	LLHHLLHHI	_ L H H L L A	нин
in_	D	B 0	THTH T	H	T H T H T H	LH	_H_H_H_H	<u> </u>	нгнгн
**	▼ Outp	BXX	Xoo XiX	11 ()( 11 (	X 11 XIX 00 XI	X 11 XX 11 X	X 11 X(X 00 X()	11 XX 11	X(X 11 X)
out	Y	ВХ	<u> </u>	нинины	LH H H ALL L LL	[ H H H H L L H H H H L	UH H H H L L L L L L	# # # # L J # # H #	1.144 44.
out	Z	ВХ	<u> </u>	н н н н н н	H H H H H L L L L H	н н н н н н	4 4 4 HMLL LUH	4 4 4 4 4 4	H H H H

Table 22: Lab 1 Part 5.3 - Time Simulation Result for Y and Z

Lab 1, Part D

Name: Natalie Poche

Class #: 11198

PI Name: Jaiden Magnan

Description: Implementation of Y = /[(A + /B) \* /(C \* /D)] and Z = /[(/A \* B) \* (/C \* D)]

 OUTPUT Y L




Table 23: Lab 1 Part 5.4 - BDF of Y and Z with Pin Numbers and Chip Labels

**EEL 3701C: Digital Logic & Computer Systems** 

Department of Electrical & Computer Engineering

Revision 0

Page 18/19 Lab # Report: Lab 1

Class #: 11198 PI Name: Jaiden Magnan

February 6, 2025

Poche, Natalie




Table 24: Lab 1 Part 5.6 - Wiring Diagram for Y and Z




Table 25: Lab 1 Part 5.7 - Switch Legend

EEL 3701C: Digital Logic & Computer Systems
Revision 0 University of Florida

Department of Electrical & Computer Engineering

Lab # Report: Lab 1 Page 19/19 PI Name: Jaiden Magnan February 6, 2025

Poche, Natalie Class #: 11198




Table 26: Lab1 Part 5.8 - LED Legend