University of Florida EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Lab 6 Report: Elementary CPU Design

Zhou, Emilee Class #: <11195> Keith Khadar April 6, 2025

REQUIREMENTS NOT MET

N/A

Page 1/10

VIDEO FILE LINK

https://drive.google.com/file/d/1hkCioxShRF72u8v41gjvQaLox0cByYvh/view?usp=drivesdk

PROBLEMS ENCOUNTERED

There were no problems encountered.

FUTURE WORK/APPLICATIONS

This Lab 6 focuses on building an elementary CPU based on the RALU from Lab 4, with the addition of an Instruction Register (IR), Program Counter (PC), and a ROM to store the data and instructions. Using memory in this way (ROM) to perform simple arithmetic calculations represents the building blocks of simple computer logic, and can be further expanded to more complex functions and tasks.

University of Florida

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Lab 6 Report: Elementary CPU Design

Zhou, Emilee Class #: <11195> Keith Khadar April 6, 2025

PRE-LAB QUESTIONS OR EXERCISES

PART 1

Page 2/10

- 1. Why did we require the new instruction register in this design?
 - a. We needed to add a new instruction register in this design to automate the op codes that go into the mux select outputs.
- 2. In this section of the lab, you are setting the INPUT bus by hand. If you wanted to read or fetch this value from memory, what could you add to do this automatically for you every CLK cycle?
 - a. If you wanted to read this value from memory, you could add a ROM to automatically store the value every CLK cycle.
- 3. How would you add more instructions (i.e., 8 instead of 4) to the controller?
 - a. To add more instructions to the controller I would increase the number of bits to the IR from two to three.

PART 2

- 1. Why do we need the extra states in the LDAA and JMP instruction paths?
 - a. We need the extra states in the LDAA and JMP instruction paths in order to take in the address value and then set it to the PC.
- 2. What do you need to do to the address lines to get your program to start at address \$37D0 (instead of \$2B70)?
 - a. You need to directly connect the A[14..4] wires to the hexadecimal representation of \$2B70.

April 6, 2025

Page 3/10

Lab 6 Report: Elementary CPU Design

PRE-LAB REQUIREMENTS (Design, Schematic, ASM Chart, VHDL, etc.)

PART 1: FIRST RALU CONTROLLER




Figure 1: Controller ASM chart for Part 1

			D0								D0
		IR.LD	IR.LD+								
IR1	IR0	Q0	Q0+	MSA1	MSA0	MSB1	MSB0	MSC2	MSC1	MSC0	IR.LD
X	X	0	1	0	1	1	0	0	0	0	1
0	0	1	0	0	1	0	1	0	0	0	0
0	1	1	0	1	1	1	0	1	0	1	0
1	0	1	0	0	0	1	0	0	0	0	0
1	1	1	0	1	1	1	0	1	1	1	0

Figure 2: Next State Truth Table for Part 1

Revision 0

Page 4/10

Lab 6 Report: Elementary CPU Design

Class #: <11195> Keith Khadar April 6, 2025

$$|R_{1}LD| = |\overline{Q}D| = |\overline$$

Figure 3: Logic Equations for Part 1

```
library ieee; use ieee.std_logic_1164.all;
   end L6P1Controller:
        architecture behavior of L6P1Controller is
   曱
         -signal CW, EV_L : std_logic;
           D0 \leq not(Q0);
                     not(IR(1)) and (IR(0)) ) or
(IR(1)) and (IR(0)) );
           MSA(1) \leftarrow (
           MSB(0) \leftarrow (not(IR(1)) \text{ and } not(IR(0)));
           MSC(1) \leftarrow (IR(1)) \text{ and } (IR(0)));
           MSC(0) \le ( not(IR(1)) and (IR(0)) ) or ( (IR(1)) and (IR(0)) );
40
41
42
        end behavior;
```

Figure 4: VDHL Code for Part 1

Page 5/10

Department of Electrical & Computer Engineering

Revision 0

Lab 6 Report: Elementary CPU Design

Zhou, Emilee Class #: <11195> Keith Khadar April 6, 2025




Figure 5: BDF for Part 1




Figure 6: Functional Simulation for Part 1

University of Florida

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Class #: <11195> Keith Khadar April 6, 2025

Zhou, Emilee

Page 6/10

Lab 6 Report: Elementary CPU Design

PART 2: SECOND RALU CONTROLLER WITH ROM




Figure 7: Controller ASM for Part 2

Table 1: Next State Truth Table for Part 2

										1						
					D1	D0										
IR2	IR1	IR0	Q1	Q0	Q1+	Q0+	MSA	MSA	MSB	MSB	MSC	MSC	MSC	IR.L	PC_I	PC_L
							1	0	1	0	2	1	0	D	NC	D
-	-	-	0	0	0	1	0	1	1	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0	1	0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1	1	1	0	1	0	1	0	1	0
0	1	0	0	1	1	0	0	1	1	0	0	0	0	0	1	0
0*	1*	0*	1	0	0	0	0	0	1	0	0	0	0	0	1	0
0	1	1	0	1	0	0	1	1	1	0	1	1	1	0	1	0
1	0	0	0	1	0	0	1	1	1	0	1	1	0	0	1	0
1	0	1	0	1	1	1	0	1	1	0	0	0	0	0	1	0
1*	0*	1*	1	1	0	0	0	1	1	0	0	0	0	0	0	1
1	1	0	0	1	0	0	0	1	1	0	0	0	0	0	1	0
1	1	1	0	1	0	0	0	1	1	0	0	0	0	0	1	0

Revision 0

Zhou, Emilee Class #: <11195> Keith Khadar

April 6, 2025

Page 7/10 Lab 6 Report: Elementary CPU Design

```
library ieee; use ieee.std_logic_1164.all;
       □entity L6P2Cont is port(
D1, D0, IRLD, PC_INC, PC_LD: out std_logic;
Q1, Q0: in std_logic;
IR: in std_logic_vector (2 downto 0);
MSA: out std_logic_vector (1 downto 0);
MSB: out std_logic_vector (1 downto 0);
MSC: out std_logic_vector (2 downto 0));
end L6P2Cont;
                   architecture behavior of L6P2Cont is
        딘
                   --signal CW, EV_L : std_logic;
begin
         D1 \leftarrow (not(IR(2)) \text{ and } (IR(1)) \text{ and not}(IR(0)) \text{ and not}(Q1) \text{ and } (Q0)) \text{ or } ((IR(2)) \text{ and not}(IR(1)) \text{ and } (IR(0)) \text{ and not}(Q1) \text{ and } (Q0));
                          D0 <= ( not(Q1) and not(Q0) ) or ( (IR(2)) and not(IR(1)) and (IR(0)) and not(Q1) and (Q0) );
                           IRLD <= ( not(Q1) and not(Q0) );</pre>
                           PC_INC \leftarrow (Q1 \text{ or } Q0) \text{ and } (not(IR(2)) \text{ or } (IR(1)) \text{ or } not(IR(0)) \text{ or } not(Q1) \text{ or } not(Q0));
                           PC_LD \leftarrow (IR(2)) \text{ and } not(IR(1)) \text{ and } (IR(0)) \text{ and } (Q1) \text{ and } (Q0));
                           MSA(1) <= ( not(IR(2)) and not(IR(1)) and (IR(0)) and not(Q1) and (Q0) ) or ( not(IR(2)) and (IR(1)) and (IR(0)) and not(Q1) and (Q0) ) or ( (IR(2)) and not(IR(1)) and not(IR(0)) and not(Q1) and (Q0) );
                           MSA(0) \leftarrow (IR(2)) \text{ or } not(IR(1)) \text{ or } (IR(0)) \text{ or } not(Q1) \text{ or } (Q0));
                           MSB(1) \leftarrow (IR(2)) \text{ or } (IR(1)) \text{ or } (IR(0)) \text{ or } (Q1) \text{ or } not(Q0));
                           MSB(0) \leftarrow (not(IR(2)) \text{ and } not(IR(1)) \text{ and } not(IR(0)) \text{ and } not(Q1) \text{ and } (Q0));
                           MSC(2) <= ( not(IR(2)) and not(IR(1)) and (IR(0)) and not(Q1) and (Q0) ) or ( not(IR(2)) and (IR(1)) and (IR(0)) and not(Q1) and (Q0) ) or ( (IR(2)) and not(IR(1)) and not(IR(0)) and not(Q1) and (Q0) );
                           MSC(0) \leftarrow (not(IR(2)) \text{ and } not(IR(1)) \text{ and } (IR(0)) \text{ and } not(Q1) \text{ and } (Q0)) \text{ or } (not(IR(2)) \text{ and } (IR(1)) \text{ and } (IR(0)) \text{ and } not(Q1) \text{ and } (Q0));
                    end behavior;
```

Figure 8: VDHL Code for Part 2

Table 2: Program for Part 2

Addr		Mach Codes	A	В	A	В	A	В	A	В
\$2B70	LDAA #7	\$2, #7	0111	0000						
\$2 D 70	LDAA#/	\$2,#1	0111	0000						
\$2B72	TAB	\$0	0111	0111						
\$2B73	LDAA #3	\$2, #3	0011	0111						
\$2B75	ABA	\$1	1010	0111	1010	0111	1010	0111	1010	0111
\$2B76	SAR	\$3	0101	0111	0101	0111	0101	0111	0101	0111
\$2B77	ABA	\$1	1100	0111	1100	0111	1100	0111	1100	0111
\$2B78	ABA	\$1	0011	0111	0011	0111	0011	0111	0011	0111
\$2B79	JMP 5	\$5, #5	0011	0111	0011	0111	0011	0111	0011	0111
\$2B7B	ABA	\$1								
\$2B7C	TAB	\$0								

Page 8/10

Revision 0

Class #: <11195> Keith Khadar April 6, 2025

Zhou, Emilee

Lab 6 Report: Elementary CPU Design

```
≡ rom_8knew.mif × ≈ Settings
                                 python_assignment3.py
C: > Users > Li > Downloads > ≡ rom_8knew.mif
     -- File name = rom 8k.mif
      DEPTH = 32768; % Memory depth and width are required %
      WIDTH = 8; % Enter a decimal number
      ADDRESS RADIX = HEX;
                             % Address and value radixes are optional
      DATA RADIX = HEX;
                             % Enter BIN, DEC, HEX, or OCT; unless
                             % otherwise specified, radixes = HEX
                                                                   %
      -- Specify values for addresses, which can be single address or range
      CONTENT
      BEGIN
      [0..2B6F] : 0; % First $80 values are zero %
                     : 2; % Single address data %
      2B70
      2B71
                         7;
      2B72
      2B73
      2B74
      2B75
      2B76
      2B77
      2B78
      2B79
      2B7A
      2B7B
      2B7C
      [2B7D..7FFF] :
                         0;
      END ;
```

Figure 9: MIF file for Part 2

Page 9/10

Revision 0

Lab 6 Report: Elementary CPU Design

Zhou, Emilee Class #: <11195> Keith Khadar April 6, 2025




Figure 10: BDF of ROM 32K x 8




Figure 11: BDF of RALU with Controller and ROM for Part 2

University of Florida

EEL 3701C: Digital Logic & Computer Systems

Department of Electrical & Computer Engineering

Revision 0

Class #: <11195> Keith Khadar

Zhou, Emilee

Page 10/10

Lab 6 Report: Elementary CPU Design




Figure 12: Functional Simulation for Part 2