Natalino Busa: Bibliography

Bekooij, Marco, L Engels, Albert Van Der Werf, and N Busá. 2001. "Functional Units with Conditional Input/Output Behavior in Vliw Processors." In *Proceedings of the Conference on Design, Automation and Test in Europe*, 822. IEEE Press.

Bekooji, Marco, Albert Van Der Werf, and Natalino Busa. 2002. "Data Processing Apparatus." Google Patents.

Brockmeyer, Erik, Johan D'Eer, Natalino Busa, Francky Catthoor, Paul Lippens, and Jos Huiskens. 1999. "Code Transformations for Reduced Data Transfer and Storage in Low Power Realization of Dab Synchro Core." Citeseer.

Busa, Natalino Giorgio, Elisabeth Johanna Eichhorn, Jozefus Godefridus Gerardus Pancratius Van Gisbergen, and Jeroen Pieter Frank Willekens. 2010. "Layout Modification Engine for Modifying a Circuit Layout Comprising Fixed and Free Layout Entities." Google Patents.

Busa, Natalino G, and Carles Rodoreda Sala. 2002. "A Run-Time Word-Level Reconfigurable Coarse-Grain Functional Unit for a Vliw Processor." In *Proceedings of the 15th International Symposium on System Synthesis*, 44–49. ACM.

Busa, Natalino G, Albert van der Werf, and Marco Bekooij. 2000. "Scheduling Coarse-Grain Operations for Vliw Processors." In *System Synthesis*, 2000. Proceedings. The 13th International Symposium on, 47–53. IEEE.

Busa, Natalino, Albert Van Der Werf, and Paul Lippens. 2001. "Data Processing Device, Method of Operating a Data Processing Device and Method for Compiling a Program." Google Patents.

Busá, Natalino, Ghiath Alkadi, Michael Verberne, Rafael Peset Llopis, and Sethuraman Ramanathan. 2002. "RAPIDO: A Modular, Multi-Board, Heterogeneous Multi-Processor, Pci Bus Based Prototyping Framework for the Validation of Soc Vlsi Designs." In *Rapid System Prototyping*, 2002. Proceedings. 13th Ieee International Workshop on, 159–65. IEEE.

Lippens, Paul, Wim Baetens, Erik Brockmeyer, N Busa, Francky Catthoor, J Huisken, and R Reset-Llopis. 2000. "Power Optimization and Analysis of a Digital Audio Broadcast (Dab) Receiver."

Lippens, Paul, Natalino Busa, Jos Huisken, and Rafael Peset Llopis. 2000. "High-Level Power Estimation Methodology Applied for Processor-Level Dtse." In *Unified Low-Power Design Flow for Data-Dominated Multi-Media and Telecom Applications*, 65–96. Springer.

Mesman, Bart, Qin Zhao, N Busa, and Katarzyna Leijten-Nowak. 2003. "Reconfigurable Instruction-Set Application-Tuning for Dsp." *Journal of Circuits*, *Systems, and Computers* 12 (03). World Scientific:333–51.