# Xilinx Standalone Library Documentation

XiIPM Library v3.2

UG1225 (v2020.2) December 16, 2020





# **Table of Contents**

Chapter 1: XilPM Zyng UltraScale+ MPSoC APIs	3
Functions	
Enumerations	
Definitions	
Chapter 2: XilPM Versal ACAP APIs	63
Functions	
Enumerations	
Definitions	
Clock nodes	137
MIO nodes	161
Device nodes	177
Subsystem nodes	192
Data Structure Index	193
Error Status	197
Appendix A: Additional Resources and Legal Notices	219
Xilinx Resources	
Documentation Navigator and Design Hubs	219
Please Read: Important Legal Notices	





## XilPM Zynq UltraScale+ MPSoC APIs

Xilinx Power Management (XiIPM) provides Embedded Energy Management Interface (EEMI) APIs for power management on Zynq UltraScale+ MPSoC. For more details about EEMI, see the Embedded Energy Management Interface (EEMI) API User Guide (UG1200).

**Table 1: Quick Function Reference** 

Туре	Name	Arguments
XStatus	XPm_InitXilpm	XIpiPsu * IpiInst
enum XPmBootStatus	XPm_GetBootStatus	void
void	XPm_SuspendFinalize	void
XStatus	pm_ipi_send	struct XPm_Master *const master u32 payload
XStatus	pm_ipi_buff_read32	struct XPm_Master *const master u32 * value1 u32 * value2 u32 * value3
XStatus	XPm_SelfSuspend	const enum XPmNodeId nid const u32 latency const u8 state const u64 address
XStatus	XPm_SetConfiguration	const u32 address
XStatus	XPm_InitFinalize	void
XStatus	XPm_RequestSuspend	const enum XPmNodeId target const enum XPmRequestAck ack const u32 latency const u8 state



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_RequestWakeUp	const enum XPmNodeId target const bool setAddress const u64 address const enum XPmRequestAck ack
XStatus	XPm_ForcePowerDown	const enum XPmNodeId target const enum XPmRequestAck ack
XStatus	XPm_AbortSuspend	const enum XPmAbortReason reason
XStatus	XPm_SetWakeUpSource	const enum XPmNodeId target const enum XPmNodeId wkup_node const u8 enable
XStatus	XPm_SystemShutdown	restart
XStatus	XPm_RequestNode	const enum XPmNodeId node const u32 capabilities const u32 qos const enum XPmRequestAck ack
XStatus	XPm_SetRequirement	const enum XPmNodeId nid const u32 capabilities const u32 qos const enum XPmRequestAck ack
XStatus	XPm_ReleaseNode	const enum XPmNodeId node
XStatus	XPm_SetMaxLatency	const enum XPmNodeId node const u32 latency
void	XPm_InitSuspendCb	const enum XPmSuspendReason reason const u32 latency const u32 state const u32 timeout
void	XPm_AcknowledgeCb	const enum XPmNodeId node const XStatus status const u32 oppoint



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	XPm_NotifyCb	const enum XPmNodeId node const enum XPmNotifyEvent event const u32 oppoint
XStatus	XPm_GetApiVersion	u32 * version
XStatus	XPm_GetNodeStatus	const enum XPmNodeId node XPm_NodeStatus *const nodestatus
XStatus	XPm_GetOpCharacteristic	const enum XPmNodeId node const enum XPmOpCharType type u32 *const result
XStatus	XPm_ResetAssert	const enum XPmReset reset assert
XStatus	XPm_ResetGetStatus	const enum XPmReset reset u32 * status
XStatus	XPm_RegisterNotifier	XPm_Notifier *const notifier
XStatus	XPm_UnregisterNotifier	XPm_Notifier *const notifier
XStatus	XPm_MmioWrite	const u32 address const u32 mask const u32 value
XStatus	XPm_MmioRead	const u32 address u32 *const value
XStatus	XPm_ClockEnable	const enum XPmClock clk
XStatus	XPm_ClockDisable	const enum XPmClock clk
XStatus	XPm_ClockGetStatus	const enum XPmClock clk u32 *const status
XStatus	XPm_ClockSetOneDivider	const enum XPmClock clk const u32 divider const u32 divId



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_ClockSetDivider	const enum XPmClock clk const u32 divider
XStatus	XPm_ClockGetOneDivider	const enum XPmClock clk u32 *const divider
XStatus	XPm_ClockGetDivider	const enum XPmClock clk u32 *const divider
XStatus	XPm_ClockSetParent	const enum XPmClock clk const enum XPmClock parent
XStatus	XPm_ClockGetParent	const enum XPmClock clk enum XPmClock *const parent
XStatus	XPm_ClockSetRate	const enum XPmClock clk const u32 rate
XStatus	XPm_ClockGetRate	const enum XPmClock clk u32 *const rate
XStatus	XPm_PIISetParameter	const enum XPmNodeId node const enum XPmPllParam parameter const u32 value
XStatus	XPm_PllGetParameter	const enum XPmNodeId node const enum XPmPllParam parameter u32 *const value
XStatus	XPm_PIISetMode	const enum XPmNodeId node const enum XPmPIIMode mode
XStatus	XPm_PllGetMode	const enum XPmNodeId node enum XPmPllMode *const mode
XStatus	XPm_PinCtrlAction	const u32 pin
XStatus	XPm_PinCtrlRequest	const u32 pin
XStatus	XPm_PinCtrlRelease	const u32 pin



Table 1: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_PinCtrlSetFunction	const u32 pin const enum XPmPinFn fn
XStatus	XPm_PinCtrlGetFunction	const u32 pin enum XPmPinFn *const fn
XStatus	XPm_PinCtrlSetParameter	const u32 pin const enum XPmPinParam param const u32 value
XStatus	XPm_PinCtrlGetParameter	const u32 pin const enum XPmPinParam param u32 *const value

### **Functions**

### XPm\_InitXilpm

Initialize xilpm library.

Note: None

### **Prototype**

XStatus XPm\_InitXilpm(XIpiPsu \*IpiInst);

### **Parameters**

The following table lists the XPm\_InitXilpm function arguments.

### Table 2: XPm\_InitXilpm Arguments

Туре	Name	Description
XIpiPsu *	IpiInst	Pointer to IPI driver instance

### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code



### XPm GetBootStatus

This Function returns information about the boot reason. If the boot is not a system startup but a resume, power down request bitfield for this processor will be cleared.

Note: None

### **Prototype**

### **Returns**

Returns processor boot status

- PM\_RESUME : If the boot reason is because of system resume.
- PM\_INITIAL\_BOOT : If this boot is the initial system startup.

### XPm\_SuspendFinalize

This Function waits for PMU to finish all previous API requests sent by the PU and performs client specific actions to finish suspend procedure (e.g. execution of wfi instruction on A53 and R5 processors).

**Note:** This function should not return if the suspend procedure is successful.

### **Prototype**

```
void XPm_SuspendFinalize(void);
```

### **Returns**

### pm\_ipi\_send

Sends IPI request to the PMU.

Note: None

### **Prototype**

```
XStatus pm_ipi_send(struct XPm_Master *const master, u32
payload[PAYLOAD_ARG_CNT]);
```



The following table lists the pm\_ipi\_send function arguments.

### Table 3: pm\_ipi\_send Arguments

Туре	Name	Description
struct XPm_Master *const	master	Pointer to the master who is initiating request
u32	payload	API id and call arguments to be written in IPI buffer

### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### pm\_ipi\_buff\_read32

Reads IPI response after PMU has handled interrupt.

Note: None

### **Prototype**

XStatus pm\_ipi\_buff\_read32(struct XPm\_Master \*const master, u32 \*value1,
u32 \*value2, u32 \*value3);

### **Parameters**

The following table lists the pm\_ipi\_buff\_read32 function arguments.

### Table 4: pm\_ipi\_buff\_read32 Arguments

Туре	Name	Description
struct XPm_Master *const	master	Pointer to the master who is waiting and reading response
u32 *	value1	Used to return value from 2nd IPI buffer element (optional)
u32 *	value2	Used to return value from 3rd IPI buffer element (optional)
u32 *	value3	Used to return value from 4th IPI buffer element (optional)

### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code



### XPm\_SelfSuspend

This function is used by a CPU to declare that it is about to suspend itself. After the PMU processes this call it will wait for the requesting CPU to complete the suspend procedure and become ready to be put into a sleep state.

Note: This is a blocking call, it will return only once PMU has responded

### **Prototype**

XStatus XPm\_SelfSuspend(const enum XPmNodeId nid, const u32 latency, const u8 state, const u64 address);

#### **Parameters**

The following table lists the XPm\_SelfSuspend function arguments.

**Table 5: XPm\_SelfSuspend Arguments** 

Туре	Name	Description
const enum XPmNodeId	nid	Node ID of the CPU node to be suspended.
const u32	latency	Maximum wake-up latency requirement in us(microsecs)
const u8	state	Instead of specifying a maximum latency, a CPU can also explicitly request a certain power state.
const u64	address	Address from which to resume when woken up.

### **Returns**

XST SUCCESS if successful else XST FAILURE or an error code or a reason code

### XPm\_SetConfiguration

This function is called to configure the power management framework. The call triggers power management controller to load the configuration object and configure itself according to the content of the object.

Note: The provided address must be in 32-bit address space which is accessible by the PMU.

### **Prototype**

XStatus XPm\_SetConfiguration(const u32 address);

### **Parameters**

The following table lists the XPm\_SetConfiguration function arguments.



### Table 6: XPm SetConfiguration Arguments

Туре	Name	Description
const u32	address	Start address of the configuration object

#### Returns

XST\_SUCCESS if successful, otherwise an error code

### XPm\_InitFinalize

This function is called to notify the power management controller about the completed power management initialization.

**Note:** It is assumed that all used nodes are requested when this call is made. The power management controller may power down the nodes which are not requested after this call is processed.

### **Prototype**

XStatus XPm\_InitFinalize(void);

#### Returns

XST\_SUCCESS if successful, otherwise an error code

### XPm RequestSuspend

This function is used by a PU to request suspend of another PU. This call triggers the power management controller to notify the PU identified by 'nodelD' that a suspend has been requested. This will allow said PU to gracefully suspend itself by calling XPm\_SelfSuspend for each of its CPU nodes, or else call XPm\_AbortSuspend with its PU node as argument and specify the reason.

**Note:** If 'ack' is set to PM\_ACK\_NON\_BLOCKING, the requesting PU will be notified upon completion of suspend or if an error occurred, such as an abort. REQUEST\_ACK\_BLOCKING is not supported for this command.

### **Prototype**

XStatus XPm\_RequestSuspend(const enum XPmNodeId target, const enum XPmRequestAck ack, const u32 latency, const u8 state);

### **Parameters**

The following table lists the XPm\_RequestSuspend function arguments.



Table 7: XPm\_RequestSuspend Arguments

Туре	Name	Description
const enum XPmNodeId	target	Node ID of the PU node to be suspended
const enum XPmRequestAck	ack	Requested acknowledge type
const u32	latency	Maximum wake-up latency requirement in us(micro sec)
const u8	state	Instead of specifying a maximum latency, a PU can also explicitly request a certain power state.

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_RequestWakeUp

This function can be used to request power up of a CPU node within the same PU, or to power up another PU.

**Note:** If acknowledge is requested, the calling PU will be notified by the power management controller once the wake-up is completed.

### **Prototype**

 $\label{lem:const_enum_XPmNodeId} XPm\_RequestWakeUp(const_enum_XPmNodeId_target, const_boolsetAddress, const_u64_address, const_enum_XPmRequestAck_ack);$ 

#### **Parameters**

The following table lists the XPm\_RequestWakeUp function arguments.

**Table 8: XPm\_RequestWakeUp Arguments** 

Туре	Name	Description
const enum XPmNodeId	target	Node ID of the CPU or PU to be powered/woken up.
const bool	setAddress	Specifies whether the start address argument is being passed.  o : do not set start address  1 : set start address
const u64	address	Address from which to resume when woken up. Will only be used if set_address is 1.
const enum XPmRequestAck	ack	Requested acknowledge type

### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code



### XPm ForcePowerDown

One PU can request a forced poweroff of another PU or its power island or power domain. This can be used for killing an unresponsive PU, in which case all resources of that PU will be automatically released.

Note: Force power down may not be requested by a PU for itself.

### **Prototype**

XStatus XPm\_ForcePowerDown(const enum XPmNodeId target, const enum XPmRequestAck ack);

#### **Parameters**

The following table lists the XPm\_ForcePowerDown function arguments.

Table 9: XPm\_ForcePowerDown Arguments

Туре	Name	Description
const enum XPmNodeId	target	Node ID of the PU node or power island/domain to be powered down.
const enum XPmRequestAck	ack	Requested acknowledge type

### Returns

XST SUCCESS if successful else XST FAILURE or an error code or a reason code

### XPm\_AbortSuspend

This function is called by a CPU after a XPm\_SelfSuspend call to notify the power management controller that CPU has aborted suspend or in response to an init suspend request when the PU refuses to suspend.

**Note:** Calling PU expects the PMU to abort the initiated suspend procedure. This is a non-blocking call without any acknowledge.

### **Prototype**

XStatus XPm\_AbortSuspend(const enum XPmAbortReason reason);

#### **Parameters**

The following table lists the XPm\_Abort Suspend function arguments.



Table 10: XPm\_AbortSuspend Arguments

Туре	Name	Description
const enum XPmAbortReason	reason	Reason code why the suspend can not be performed or completed  • ABORT_REASON_WKUP_EVENT : local wakeup-event received
		ABORT_REASON_PU_BUSY : PU is busy
		ABORT_REASON_NO_PWRDN : no external powerdown supported
		ABORT_REASON_UNKNOWN : unknown error during suspend procedure

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_SetWakeUpSource

This function is called by a PU to add or remove a wake-up source prior to going to suspend. The list of wake sources for a PU is automatically cleared whenever the PU is woken up or when one of its CPUs aborts the suspend procedure.

**Note:** Declaring a node as a wakeup source will ensure that the node will not be powered off. It also will cause the PMU to configure the GIC Proxy accordingly if the FPD is powered off.

### **Prototype**

XStatus XPm\_SetWakeUpSource(const enum XPmNodeId target, const enum XPmNodeId wkup\_node, const u8 enable);

### **Parameters**

The following table lists the XPm\_SetWakeUpSource function arguments.

Table 11: XPm\_SetWakeUpSource Arguments

Туре	Name	Description
const enum XPmNodeId	target	Node ID of the target to be woken up.
const enum XPmNodeId	wkup_node	Node ID of the wakeup device.
const u8	enable	<ul> <li>Enable flag:</li> <li>1: the wakeup source is added to the list</li> <li>0: the wakeup source is removed from the list</li> </ul>



XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_SystemShutdown

This function can be used by a privileged PU to shut down or restart the complete device.

**Note:** In either case the PMU will call XPm\_InitSuspendCb for each of the other PUs, allowing them to gracefully shut down. If a PU is asleep it will be woken up by the PMU. The PU making the XPm\_SystemShutdown should perform its own suspend procedure after calling this API. It will not receive an init suspend callback.

### **Prototype**

XStatus XPm\_SystemShutdown(u32 type, u32 subtype);

### **Parameters**

The following table lists the XPm\_SystemShutdown function arguments.

Table 12: XPm\_SystemShutdown Arguments

Туре	Name	Description
Commented parameter restart does not exist in function XPm_SystemShutdown.	restart	Should the system be restarted automatically?  PM_SHUTDOWN: no restart requested, system will be powered off permanently  PM_RESTART: restart is requested, system will go through a full reset

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_RequestNode

Used to request the usage of a PM-slave. Using this API call a PU requests access to a slave device and asserts its requirements on that device. Provided the PU is sufficiently privileged, the PMU will enable access to the memory mapped region containing the control registers of that device. For devices that can only be serving a single PU, any other privileged PU will now be blocked from accessing this device until the node is released.

Note: None



### **Prototype**

XStatus XPm\_RequestNode(const enum XPmNodeId node, const u32 capabilities, const u32 qos, const enum XPmRequestAck ack);

#### **Parameters**

The following table lists the XPm\_RequestNode function arguments.

Table 13: XPm\_RequestNode Arguments

Туре	Name	Description
const enum XPmNodeId	node	Node ID of the PM slave requested
const u32	capabilities	<ul> <li>Slave-specific capabilities required, can be combined</li> <li>PM_CAP_ACCESS: full access / functionality</li> <li>PM_CAP_CONTEXT: preserve context</li> <li>PM_CAP_WAKEUP: emit wake interrupts</li> </ul>
const u32	qos	Quality of Service (0-100) required
const enum XPmRequestAck	ack	Requested acknowledge type

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_SetRequirement

This function is used by a PU to announce a change in requirements for a specific slave node which is currently in use.

**Note:** If this function is called after the last awake CPU within the PU calls SelfSuspend, the requirement change shall be performed after the CPU signals the end of suspend to the power management controller, (e.g. WFI interrupt).

### **Prototype**

XStatus XPm\_SetRequirement(const enum XPmNodeId nid, const u32 capabilities, const u32 qos, const enum XPmRequestAck ack);

### **Parameters**

The following table lists the XPm\_SetRequirement function arguments.



**Table 14: XPm\_SetRequirement Arguments** 

Туре	Name	Description
const enum XPmNodeId	nid	Node ID of the PM slave.
const u32	capabilities	Slave-specific capabilities required.
const u32	qos	Quality of Service (0-100) required.
const enum XPmRequestAck	ack	Requested acknowledge type

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_ReleaseNode

This function is used by a PU to release the usage of a PM slave. This will tell the power management controller that the node is no longer needed by that PU, potentially allowing the node to be placed into an inactive state.

Note: None

### **Prototype**

XStatus XPm\_ReleaseNode(const enum XPmNodeId node);

### **Parameters**

The following table lists the XPm\_ReleaseNode function arguments.

Table 15: XPm\_ReleaseNode Arguments

Туре	Name	Description
const enum XPmNodeId	node	Node ID of the PM slave.

### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_SetMaxLatency

This function is used by a PU to announce a change in the maximum wake-up latency requirements for a specific slave node currently used by that PU.

**Note:** Setting maximum wake-up latency can constrain the set of possible power states a resource can be put into.



### **Prototype**

XStatus XPm\_SetMaxLatency(const enum XPmNodeId node, const u32 latency);

#### **Parameters**

The following table lists the XPm\_SetMaxLatency function arguments.

Table 16: XPm\_SetMaxLatency Arguments

Туре	Name	Description
const enum XPmNodeId	node	Node ID of the PM slave.
const u32	latency	Maximum wake-up latency required.

### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_InitSuspendCb

Callback function to be implemented in each PU, allowing the power management controller to request that the PU suspend itself.

**Note:** If the PU fails to act on this request the power management controller or the requesting PU may choose to employ the forceful power down option.

### **Prototype**

void XPm\_InitSuspendCb(const enum XPmSuspendReason reason, const u32
latency, const u32 state, const u32 timeout);

#### **Parameters**

The following table lists the XPm\_InitSuspendCb function arguments.

Table 17: XPm\_InitSuspendCb Arguments

Туре	Name	Description
const enum XPmSuspendReason	reason	Suspend reason:  SUSPEND_REASON_PU_REQ: Request by another PU  SUSPEND_REASON_ALERT: Unrecoverable SysMon alert  SUSPEND_REASON_SHUTDOWN: System shutdown  SUSPEND_REASON_RESTART: System restart



Table 17: XPm\_InitSuspendCb Arguments (cont'd)

Туре	Name	Description
const u32	latency	Maximum wake-up latency in us(micro secs). This information can be used by the PU to decide what level of context saving may be required.
const u32	state	Targeted sleep/suspend state.
const u32	timeout	Timeout in ms, specifying how much time a PU has to initiate its suspend procedure before it's being considered unresponsive.

None

### XPm\_AcknowledgeCb

This function is called by the power management controller in response to any request where an acknowledge callback was requested, i.e. where the 'ack' argument passed by the PU was REQUEST\_ACK\_NON\_BLOCKING.

Note: None

### **Prototype**

void  $XPm\_AcknowledgeCb$  (const enum XPmNodeId node, const XStatus status, const u32 oppoint);

### **Parameters**

The following table lists the XPm\_AcknowledgeCb function arguments.

Table 18: XPm\_AcknowledgeCb Arguments

Туре	Name	Description
const enum XPmNodeId	node	ID of the component or sub-system in question.
const XStatus	status	Status of the operation:  OK: the operation completed successfully  ERR: the requested operation failed
const u32	oppoint	Operating point of the node in question

#### Returns

None



### XPm\_NotifyCb

This function is called by the power management controller if an event the PU was registered for has occurred. It will populate the notifier data structure passed when calling XPm\_RegisterNotifier.

Note: None

### **Prototype**

void XPm\_NotifyCb(const enum XPmNodeId node, const enum XPmNotifyEvent event, const u32 oppoint);

#### **Parameters**

The following table lists the XPm\_NotifyCb function arguments.

### **Table 19: XPm\_NotifyCb Arguments**

Туре	Name	Description
const enum XPmNodeId	node	ID of the node the event notification is related to.
const enum XPmNotifyEvent	event	ID of the event
const u32	oppoint	Current operating state of the node.

### Returns

None

### XPm\_GetApiVersion

This function is used to request the version number of the API running on the power management controller.

Note: None

### **Prototype**

XStatus XPm\_GetApiVersion(u32 \*version);

### **Parameters**

The following table lists the XPm\_GetApiVersion function arguments.



### Table 20: XPm GetApiVersion Arguments

Туре	Name	Description
u32 *	version	Returns the API 32-bit version number. Returns 0 if no PM firmware present.

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_GetNodeStatus

This function is used to obtain information about the current state of a component. The caller must pass a pointer to an XPm\_NodeStatus structure, which must be pre-allocated by the caller.

- status The current power state of the requested node.
  - For CPU nodes:
    - 0: if CPU is off (powered down),
    - 1: if CPU is active (powered up),
    - 2: if CPU is in sleep (powered down),
    - 3: if CPU is suspending (powered up)
  - For power islands and power domains:
    - 0: if island is powered down,
    - 1: if island is powered up
  - For PM slaves:
    - 0: if slave is powered down,
    - 1: if slave is powered up,
    - 2: if slave is in retention
- requirement Slave nodes only: Returns current requirements the requesting PU has requested of the node.
- usage Slave nodes only: Returns current usage status of the node:
  - 0 : node is not used by any PU,
  - 1 : node is used by caller exclusively,
  - 2 : node is used by other PU(s) only,
  - 3 : node is used by caller and by other PU(s)



Note: None

### **Prototype**

XStatus XPm\_GetNodeStatus(const enum XPmNodeId node, XPm\_NodeStatus \*const nodestatus);

#### **Parameters**

The following table lists the XPm\_GetNodeStatus function arguments.

Table 21: XPm\_GetNodeStatus Arguments

Туре	Name	Description
const enum XPmNodeId	node	ID of the component or sub-system in question.
XPm_NodeStatus *const	nodestatus	Used to return the complete status of the node.

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_GetOpCharacteristic

Call this function to request the power management controller to return information about an operating characteristic of a component.

**Note:** Power value is not actual power consumption of device. It is default dummy power value which is fixed in PMUFW. Temperature type is not supported for ZyngMP.

### **Prototype**

XStatus XPm\_GetOpCharacteristic(const enum XPmNodeId node, const enum XPmOpCharType type, u32 \*const result);

#### **Parameters**

The following table lists the XPm\_GetOpCharacteristic function arguments.

**Table 22: XPm\_GetOpCharacteristic Arguments** 

Туре	Name	Description
const enum XPmNodeId	node	ID of the component or sub-system in question.



Table 22: XPm\_GetOpCharacteristic Arguments (cont'd)

Туре	Name	Description
const enum XPmOpCharType	type	<ul> <li>Type of operating characteristic requested:</li> <li>power (current power consumption),</li> <li>latency (current latency in micro seconds to return to active state),</li> <li>temperature (current temperature),</li> </ul>
u32 *const	result	Used to return the requested operating characteristic.

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_ResetAssert

This function is used to assert or release reset for a particular reset line. Alternatively a reset pulse can be requested as well.

Note: None

### **Prototype**

XStatus XPm\_ResetAssert(const enum XPmReset reset, const enum XPmResetAction resetaction);

### **Parameters**

The following table lists the XPm\_ResetAssert function arguments.

Table 23: XPm\_ResetAssert Arguments

Туре	Name	Description
const enum XPmReset	reset	ID of the reset line
Commented parameter assert does not exist in function XPm_ResetAssert.	assert	<ul> <li>Identifies action:</li> <li>PM_RESET_ACTION_RELEASE: release reset,</li> <li>PM_RESET_ACTION_ASSERT: assert reset,</li> <li>PM_RESET_ACTION_PULSE: pulse reset,</li> </ul>

### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code



### XPm ResetGetStatus

Call this function to get the current status of the selected reset line.

Note: None

### **Prototype**

XStatus XPm\_ResetGetStatus(const enum XPmReset reset, u32 \*status);

#### **Parameters**

The following table lists the XPm\_ResetGetStatus function arguments.

### Table 24: XPm\_ResetGetStatus Arguments

Туре	Name	Description
const enum XPmReset	reset	Reset line
u32 *	status	Status of specified reset (true - asserted, false - released)

### **Returns**

Returns 1/XST FAILURE for 'asserted' or 0/XST SUCCESS for 'released'.

### XPm\_RegisterNotifier

A PU can call this function to request that the power management controller call its notify callback whenever a qualifying event occurs. One can request to be notified for a specific or any event related to a specific node.

- nodeID: ID of the node to be notified about,
- eventID: ID of the event in question, '-1' denotes all events ( EVENT\_STATE\_CHANGE, EVENT\_ZERO\_USERS),
- wake: true: wake up on event, false: do not wake up (only notify if awake), no buffering/ queueing
- callback: Pointer to the custom callback function to be called when the notification is available. The callback executes from interrupt context, so the user must take special care when implementing the callback. Callback is optional, may be set to NULL.
- received: Variable indicating how many times the notification has been received since the notifier is registered.

**Note:** The caller shall initialize the notifier object before invoking the XPm\_RegisteredNotifier function. While notifier is registered, the notifier object shall not be modified by the caller.



### **Prototype**

XStatus XPm\_RegisterNotifier(XPm\_Notifier \*const notifier);

#### **Parameters**

The following table lists the XPm\_RegisterNotifier function arguments.

### **Table 25: XPm\_RegisterNotifier Arguments**

Туре	Name	Description
XPm_Notifier *const		Pointer to the notifier object to be associated with the requested notification. The notifier object contains the following data related to the notification:

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_UnregisterNotifier

A PU calls this function to unregister for the previously requested notifications.

Note: None

### **Prototype**

XStatus XPm\_UnregisterNotifier(XPm\_Notifier \*const notifier);

### **Parameters**

The following table lists the XPm\_UnregisterNotifier function arguments.

### **Table 26: XPm\_UnregisterNotifier Arguments**

Туре	Name	Description
XPm_Notifier *const	notifier	Pointer to the notifier object associated with the previously requested notification

### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code



### XPm MmioWrite

Call this function to write a value directly into a register that isn't accessible directly, such as registers in the clock control unit. This call is bypassing the power management logic. The permitted addresses are subject to restrictions as defined in the PCW configuration.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_MmioWrite(const u32 address, const u32 mask, const u32 value);

#### **Parameters**

The following table lists the XPm\_MmioWrite function arguments.

**Table 27: XPm\_MmioWrite Arguments** 

Туре	Name	Description
const u32	address	Physical 32-bit address of memory mapped register to write to.
const u32	mask	32-bit value used to limit write to specific bits in the register.
const u32	value	Value to write to the register bits specified by the mask.

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_MmioRead

Call this function to read a value from a register that isn't accessible directly. The permitted addresses are subject to restrictions as defined in the PCW configuration.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_MmioRead(const u32 address, u32 \*const value);

#### **Parameters**

The following table lists the XPm\_MmioRead function arguments.

Table 28: XPm\_MmioRead Arguments

Туре	Name	Description
const u32	address	Physical 32-bit address of memory mapped register to read from.



Table 28: XPm\_MmioRead Arguments (cont'd)

Туре	Name	Description
u32 *const	value	Returns the 32-bit value read from the register

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

### XPm\_ClockEnable

Call this function to enable (activate) a clock.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_ClockEnable(const enum XPmClock clk);

### **Parameters**

The following table lists the XPm\_ClockEnable function arguments.

### Table 29: XPm\_ClockEnable Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock to be enabled

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockDisable

Call this function to disable (gate) a clock.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_ClockDisable(const enum XPmClock clk);

### **Parameters**

The following table lists the XPm\_ClockDisable function arguments.



### Table 30: XPm\_ClockDisable Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock to be disabled

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockGetStatus

Call this function to get status of a clock gate state.

### **Prototype**

XStatus XPm\_ClockGetStatus(const enum XPmClock clk, u32 \*const status);

### **Parameters**

The following table lists the XPm\_ClockGetStatus function arguments.

### Table 31: XPm\_ClockGetStatus Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
u32 *const	status	Location to store clock gate state (1=enabled, 0=disabled)

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockSetOneDivider

Call this function to set divider for a clock.

**Note:** If the access isn't permitted this function returns an error code.

#### Prototype

#### **Parameters**

The following table lists the XPm\_ClockSetOneDivider function arguments.



Table 32: XPm\_ClockSetOneDivider Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
const u32	divider	Divider value to be set
const u32	divId	ID of the divider to be set

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockSetDivider

Call this function to set divider for a clock.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_ClockSetDivider(const enum XPmClock clk, const u32 divider);

### **Parameters**

The following table lists the XPm\_ClockSetDivider function arguments.

Table 33: XPm\_ClockSetDivider Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
const u32	divider	Divider value to be set

#### Returns

XST\_INVALID\_PARAM or status of performing the operation as returned by the PMU-FW

### XPm\_ClockGetOneDivider

Local function to get one divider (DIV0 or DIV1) of a clock.

### **Prototype**

XStatus XPm\_ClockGetOneDivider(const enum XPmClock clk, u32 \*const divider, const u32 divId);



The following table lists the XPm\_ClockGetOneDivider function arguments.

**Table 34: XPm ClockGetOneDivider Arguments** 

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
u32 *const	divider	Location to store the divider value

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockGetDivider

Call this function to get divider of a clock.

### **Prototype**

XStatus XPm\_ClockGetDivider(const enum XPmClock clk, u32 \*const divider);

#### **Parameters**

The following table lists the XPm\_ClockGetDivider function arguments.

**Table 35: XPm\_ClockGetDivider Arguments** 

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
u32 *const	divider	Location to store the divider value

#### **Returns**

XST\_INVALID\_PARAM or status of performing the operation as returned by the PMU-FW

### XPm\_ClockSetParent

Call this function to set parent for a clock.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**



The following table lists the XPm\_ClockSetParent function arguments.

**Table 36: XPm\_ClockSetParent Arguments** 

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
const enum XPmClock	parent	Identifier of the target parent clock

### Returns

XST\_INVALID\_PARAM or status of performing the operation as returned by the PMU-FW.

### XPm\_ClockGetParent

Call this function to get parent of a clock.

### **Prototype**

XStatus XPm\_ClockGetParent(const enum XPmClock clk, enum XPmClock \*const parent);

#### **Parameters**

The following table lists the XPm\_ClockGetParent function arguments.

Table 37: XPm\_ClockGetParent Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
enum XPmClock *const	parent	Location to store clock parent ID

#### **Returns**

XST\_INVALID\_PARAM or status of performing the operation as returned by the PMU-FW.

### XPm\_ClockSetRate

Call this function to set rate of a clock.

**Note:** If the action isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_ClockSetRate(const enum XPmClock clk, const u32 rate);



The following table lists the XPm\_ClockSetRate function arguments.

**Table 38: XPm\_ClockSetRate Arguments** 

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
const u32	rate	Clock frequency (rate) to be set

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_ClockGetRate

Call this function to get rate of a clock.

### **Prototype**

XStatus XPm\_ClockGetRate(const enum XPmClock clk, u32 \*const rate);

#### **Parameters**

The following table lists the XPm\_ClockGetRate function arguments.

Table 39: XPm\_ClockGetRate Arguments

Туре	Name	Description
const enum XPmClock	clk	Identifier of the target clock
u32 *const	rate	Location where the rate should be stored

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_PIISetParameter

Call this function to set a PLL parameter.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_PllSetParameter(const enum XPmNodeId node, const enum XPmPllParam parameter, const u32 value);



The following table lists the XPm\_P11SetParameter function arguments.

**Table 40: XPm\_PIISetParameter Arguments** 

Туре	Name	Description
const enum XPmNodeId	node	PLL node identifier
const enum XPmPllParam	parameter	PLL parameter identifier
const u32	value	Value of the PLL parameter

### **Returns**

Status of performing the operation as returned by the PMU-FW

### XPm\_PllGetParameter

Call this function to get a PLL parameter.

### **Prototype**

XStatus XPm\_PllGetParameter(const enum XPmNodeId node, const enum XPmPllParam parameter, u32 \*const value);

### **Parameters**

The following table lists the XPm\_PllGetParameter function arguments.

Table 41: XPm\_PllGetParameter Arguments

Туре	Name	Description
const enum XPmNodeId	node	PLL node identifier
const enum XPmPllParam	parameter	PLL parameter identifier
u32 *const	value	Location to store value of the PLL parameter

### **Returns**

Status of performing the operation as returned by the PMU-FW

### XPm\_PIISetMode

Call this function to set a PLL mode.

**Note:** If the access isn't permitted this function returns an error code.



### **Prototype**

XStatus XPm\_PllSetMode(const enum XPmNodeId node, const enum XPmPllMode mode);

#### **Parameters**

The following table lists the XPm\_P11SetMode function arguments.

Table 42: XPm\_PIISetMode Arguments

Туре	Name	Description
const enum XPmNodeId	node	PLL node identifier
const enum XPmPllMode	mode	PLL mode to be set

### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_PllGetMode

Call this function to get a PLL mode.

### **Prototype**

XStatus XPm\_PllGetMode(const enum XPmNodeId node, enum XPmPllMode \*const mode);

#### **Parameters**

The following table lists the XPm\_P11GetMode function arguments.

Table 43: XPm\_PIIGetMode Arguments

Туре	Name	Description
const enum XPmNodeId	node	PLL node identifier
enum XPmPllMode *const	mode	Location to store the PLL mode

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_PinCtrlAction

Locally used function to request or release a pin control.



### **Prototype**

XStatus XPm\_PinCtrlAction(const u32 pin, const enum XPmApiId api);

#### **Parameters**

The following table lists the XPm\_PinCtrlAction function arguments.

### Table 44: XPm\_PinCtrlAction Arguments

Туре	Name	Description
const u32		PIN identifier (index from range 0-77) API identifier (request or release pin control)

#### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_PinCtrlRequest

Call this function to request a pin control.

### **Prototype**

XStatus XPm\_PinCtrlRequest(const u32 pin);

### **Parameters**

The following table lists the XPm\_PinCtrlRequest function arguments.

### Table 45: XPm\_PinCtrlRequest Arguments

Туре	Name	Description
const u32	pin	PIN identifier (index from range 0-77)

### **Returns**

Status of performing the operation as returned by the PMU-FW

### XPm\_PinCtrlRelease

Call this function to release a pin control.

### **Prototype**

XStatus XPm\_PinCtrlRelease(const u32 pin);





The following table lists the XPm\_PinCtrlRelease function arguments.

### Table 46: XPm\_PinCtrlRelease Arguments

Туре	Name	Description
const u32	pin	PIN identifier (index from range 0-77)

### Returns

Status of performing the operation as returned by the PMU-FW

### XPm\_PinCtrlSetFunction

Call this function to set a pin function.

Note: If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_PinCtrlSetFunction(const u32 pin, const enum XPmPinFn fn);

#### **Parameters**

The following table lists the XPm\_PinCtrlSetFunction function arguments.

### **Table 47: XPm PinCtrlSetFunction Arguments**

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPinFn	fn	Pin function to be set

### **Returns**

Status of performing the operation as returned by the PMU-FW

### XPm\_PinCtrlGetFunction

Call this function to get currently configured pin function.

### **Prototype**

 ${\tt XStatus} \ {\tt XPm\_PinCtrlGetFunction(const\ u32\ pin,\ enum\ XPmPinFn\ *const\ fn);$ 



#### **Parameters**

The following table lists the XPm\_PinCtrlGetFunction function arguments.

**Table 48: XPm\_PinCtrlGetFunction Arguments** 

Туре	Name	Description
const u32	pin	PLL node identifier
enum XPmPinFn *const	fn	Location to store the pin function

#### **Returns**

Status of performing the operation as returned by the PMU-FW

## XPm\_PinCtrlSetParameter

Call this function to set a pin parameter.

**Note:** If the access isn't permitted this function returns an error code.

### **Prototype**

XStatus XPm\_PinCtrlSetParameter(const u32 pin, const enum XPmPinParam param, const u32 value);

#### **Parameters**

The following table lists the XPm\_PinCtrlSetParameter function arguments.

*Table 49:* XPm\_PinCtrlSetParameter Arguments

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPinParam	param	Pin parameter identifier
const u32	value	Value of the pin parameter to set

#### Returns

Status of performing the operation as returned by the PMU-FW

## XPm\_PinCtrlGetParameter

Call this function to get currently configured value of pin parameter.



### **Prototype**

XStatus XPm\_PinCtrlGetParameter(const u32 pin, const enum XPmPinParam param, u32 \*const value);

#### **Parameters**

The following table lists the XPm\_PinCtrlGetParameter function arguments.

Table 50: XPm\_PinCtrlGetParameter Arguments

Туре	Name	Description
const u32	pin	Pin identifier
const enum XPmPinParam	param	Pin parameter identifier
u32 *const	value	Location to store value of the pin parameter

#### Returns

Status of performing the operation as returned by the PMU-FW

# **Enumerations**

# **Enumeration XPmApiId**

APIs for Miscellaneous functions, suspending of PUs, managing PM slaves and Direct control.

**Table 51: Enumeration XPmApiId Values** 

Value	Description
PM_GET_API_VERSION	
PM_SET_CONFIGURATION	
PM_GET_NODE_STATUS	
PM_GET_OP_CHARACTERISTIC	
PM_REGISTER_NOTIFIER	
PM_REQUEST_SUSPEND	
PM_SELF_SUSPEND	
PM_FORCE_POWERDOWN	
PM_ABORT_SUSPEND	
PM_REQUEST_WAKEUP	
PM_SET_WAKEUP_SOURCE	
PM_SYSTEM_SHUTDOWN	



*Table 51:* **Enumeration XPmApiId Values** (cont'd)

Value	Description
PM_REQUEST_NODE	
PM_RELEASE_NODE	
PM_SET_REQUIREMENT	
PM_SET_MAX_LATENCY	
PM_RESET_ASSERT	
PM_RESET_GET_STATUS	
PM_MMIO_WRITE	
PM_MMIO_READ	
PM_INIT_FINALIZE	
PM_FPGA_LOAD	
PM_FPGA_GET_STATUS	
PM_GET_CHIPID	
PM_SECURE_SHA	
PM_SECURE_RSA	
PM_PINCTRL_REQUEST	
PM_PINCTRL_RELEASE	
PM_PINCTRL_GET_FUNCTION	
PM_PINCTRL_SET_FUNCTION	
PM_PINCTRL_CONFIG_PARAM_GET	
PM_PINCTRL_CONFIG_PARAM_SET	
PM_IOCTL	
PM_QUERY_DATA	
PM_CLOCK_ENABLE	
PM_CLOCK_DISABLE	
PM_CLOCK_GETSTATE	
PM_CLOCK_SETDIVIDER	
PM_CLOCK_GETDIVIDER	
PM_CLOCK_SETRATE	
PM_CLOCK_GETRATE	
PM_CLOCK_SETPARENT	
PM_CLOCK_GETPARENT	
PM_SECURE_IMAGE	
PM_FPGA_READ	
PM_SECURE_AES	
PM_PLL_SET_PARAMETER	
PM_PLL_GET_PARAMETER	
PM_PLL_SET_MODE	
PM_PLL_GET_MODE	
PM_REGISTER_ACCESS	



*Table 51:* **Enumeration XPmApiId Values** (cont'd)

Value	Description
PM_EFUSE_ACCESS	
PM_API_MAX	

# **Enumeration XPmApiCbId**

PM API Callback Id Enum

### **Table 52: Enumeration XPmApiCbId Values**

Value	Description
PM_INIT_SUSPEND_CB	
PM_ACKNOWLEDGE_CB	
PM_NOTIFY_CB	
PM_NOTIFY_STL_NO_OP	

## **Enumeration XPmNodeId**

PM Node ID Enum

### **Table 53: Enumeration XPmNodeId Values**

Value	Description
NODE_UNKNOWN	
NODE_APU	
NODE_APU_0	
NODE_APU_1	
NODE_APU_2	
NODE_APU_3	
NODE_RPU	
NODE_RPU_0	
NODE_RPU_1	
NODE_PLD	
NODE_FPD	
NODE_OCM_BANK_0	
NODE_OCM_BANK_1	
NODE_OCM_BANK_2	
NODE_OCM_BANK_3	
NODE_TCM_0_A	
NODE_TCM_0_B	



Table 53: Enumeration XPmNodeId Values (cont'd)

Value	Description
NODE_TCM_1_A	
NODE_TCM_1_B	
NODE_L2	
NODE_GPU_PP_0	
NODE_GPU_PP_1	
NODE_USB_0	
NODE_USB_1	
NODE_TTC_0	
NODE_TTC_1	
NODE_TTC_2	
NODE_TTC_3	
NODE_SATA	
NODE_ETH_0	
NODE_ETH_1	
NODE_ETH_2	
NODE_ETH_3	
NODE_UART_0	
NODE_UART_1	
NODE_SPI_0	
NODE_SPI_1	
NODE_I2C_0	
NODE_I2C_1	
NODE_SD_0	
NODE_SD_1	
NODE_DP	
NODE_GDMA	
NODE_ADMA	
NODE_NAND	
NODE_QSPI	
NODE_GPIO	
NODE_CAN_0	
NODE_CAN_1	
NODE_EXTERN	
NODE_APLL	
NODE_VPLL	
NODE_DPLL	
NODE_RPLL	
NODE_IOPLL	
NODE_DDR	



Table 53: Enumeration XPmNodeId Values (cont'd)

Value	Description
NODE_IPI_APU	
NODE_IPI_RPU_0	
NODE_GPU	
NODE_PCIE	
NODE_PCAP	
NODE_RTC	
NODE_LPD	
NODE_VCU	
NODE_IPI_RPU_1	
NODE_IPI_PL_0	
NODE_IPI_PL_1	
NODE_IPI_PL_2	
NODE_IPI_PL_3	
NODE_PL	
NODE_ID_MAX	

# **Enumeration XPmRequestAck**

PM Acknowledge Request Types

**Table 54: Enumeration XPmRequestAck Values** 

Value	Description
REQUEST_ACK_NO	
REQUEST_ACK_BLOCKING	
REQUEST_ACK_NON_BLOCKING	
REQUEST_ACK_CB_CERROR	

## **Enumeration XPmAbortReason**

PM Abort Reasons Enum

**Table 55: Enumeration XPmAbortReason Values** 

Value	Description
ABORT_REASON_WKUP_EVENT	
ABORT_REASON_PU_BUSY	
ABORT_REASON_NO_PWRDN	
ABORT_REASON_UNKNOWN	



*Table 55:* **Enumeration XPmAbortReason Values** (cont'd)

Value	Description
ABORT_REASON_WKUP_EVENT	
ABORT_REASON_PU_BUSY	
ABORT_REASON_NO_PWRDN	
ABORT_REASON_UNKNOWN	

# **Enumeration XPmSuspendReason**

PM Suspend Reasons Enum

**Table 56: Enumeration XPmSuspendReason Values** 

Value	Description
SUSPEND_REASON_PU_REQ	
SUSPEND_REASON_ALERT	
SUSPEND_REASON_SYS_SHUTDOWN	
SUSPEND_REASON_PU_REQ	
SUSPEND_REASON_ALERT	
SUSPEND_REASON_SYS_SHUTDOWN	

## **Enumeration XPmRamState**

PM RAM States Enum

**Table 57: Enumeration XPmRamState Values** 

Value	Description
PM_RAM_STATE_OFF	
PM_RAM_STATE_RETENTION	
PM_RAM_STATE_ON	

## **Enumeration XPmOpCharType**

PM Operating Characteristic types Enum

**Table 58: Enumeration XPmOpCharType Values** 

Value	Description
PM_OPCHAR_TYPE_POWER	
PM_OPCHAR_TYPE_TEMP	
PM_OPCHAR_TYPE_LATENCY	



Table 58: Enumeration XPmOpCharType Values (cont'd)

Value	Description
PM_OPCHAR_TYPE_POWER	
PM_OPCHAR_TYPE_TEMP	
PM_OPCHAR_TYPE_LATENCY	

## **Enumeration XPmBootStatus**

**Boot Status Enum** 

**Table 59: Enumeration XPmBootStatus Values** 

Value	Description
PM_INITIAL_BOOT	boot is a fresh system startup
PM_RESUME	boot is a resume
PM_BOOT_ERROR	error, boot cause cannot be identified
PM_INITIAL_BOOT	
PM_RESUME	
PM_BOOT_ERROR	

## **Enumeration XPmResetAction**

PM Reset Action types

**Table 60: Enumeration XPmResetAction Values** 

Value	Description
XILPM_RESET_ACTION_RELEASE	
XILPM_RESET_ACTION_ASSERT	
XILPM_RESET_ACTION_PULSE	

## **Enumeration XPmReset**

PM Reset Line IDs

**Table 61: Enumeration XPmReset Values** 

Value	Description
XILPM_RESET_PCIE_CFG	
XILPM_RESET_PCIE_BRIDGE	
XILPM_RESET_PCIE_CTRL	
XILPM_RESET_DP	



Table 61: Enumeration XPmReset Values (cont'd)

Value	Description
XILPM_RESET_SWDT_CRF	
XILPM_RESET_AFI_FM5	
XILPM_RESET_AFI_FM4	
XILPM_RESET_AFI_FM3	
XILPM_RESET_AFI_FM2	
XILPM_RESET_AFI_FM1	
XILPM_RESET_AFI_FM0	
XILPM_RESET_GDMA	
XILPM_RESET_GPU_PP1	
XILPM_RESET_GPU_PP0	
XILPM_RESET_GPU	
XILPM_RESET_GT	
XILPM_RESET_SATA	
XILPM_RESET_ACPU3_PWRON	
XILPM_RESET_ACPU2_PWRON	
XILPM_RESET_ACPU1_PWRON	
XILPM_RESET_ACPU0_PWRON	
XILPM_RESET_APU_L2	
XILPM_RESET_ACPU3	
XILPM_RESET_ACPU2	
XILPM_RESET_ACPU1	
XILPM_RESET_ACPU0	
XILPM_RESET_DDR	
XILPM_RESET_APM_FPD	
XILPM_RESET_SOFT	
XILPM_RESET_GEM0	
XILPM_RESET_GEM1	
XILPM_RESET_GEM2	
XILPM_RESET_GEM3	
XILPM_RESET_QSPI	
XILPM_RESET_UART0	
XILPM_RESET_UART1	
XILPM_RESET_SPI0	
XILPM_RESET_SPI1	
XILPM_RESET_SDIO0	
XILPM_RESET_SDIO1	
XILPM_RESET_CAN0	
XILPM_RESET_CAN1	
XILPM_RESET_I2C0	



Table 61: Enumeration XPmReset Values (cont'd)

Value	Description
XILPM_RESET_I2C1	
XILPM_RESET_TTC0	
XILPM_RESET_TTC1	
XILPM_RESET_TTC2	
XILPM_RESET_TTC3	
XILPM_RESET_SWDT_CRL	
XILPM_RESET_NAND	
XILPM_RESET_ADMA	
XILPM_RESET_GPIO	
XILPM_RESET_IOU_CC	
XILPM_RESET_TIMESTAMP	
XILPM_RESET_RPU_R50	
XILPM_RESET_RPU_R51	
XILPM_RESET_RPU_AMBA	
XILPM_RESET_OCM	
XILPM_RESET_RPU_PGE	
XILPM_RESET_USB0_CORERESET	
XILPM_RESET_USB1_CORERESET	
XILPM_RESET_USB0_HIBERRESET	
XILPM_RESET_USB1_HIBERRESET	
XILPM_RESET_USB0_APB	
XILPM_RESET_USB1_APB	
XILPM_RESET_IPI	
XILPM_RESET_APM_LPD	
XILPM_RESET_RTC	
XILPM_RESET_SYSMON	
XILPM_RESET_AFI_FM6	
XILPM_RESET_LPD_SWDT	
XILPM_RESET_FPD	
XILPM_RESET_RPU_DBG1	
XILPM_RESET_RPU_DBG0	
XILPM_RESET_DBG_LPD	
XILPM_RESET_DBG_FPD	
XILPM_RESET_APLL	
XILPM_RESET_DPLL	
XILPM_RESET_VPLL	
XILPM_RESET_IOPLL	
XILPM_RESET_RPLL	
XILPM_RESET_GPO3_PL_0	



Table 61: Enumeration XPmReset Values (cont'd)

Value	Description
XILPM_RESET_GPO3_PL_1	
XILPM_RESET_GPO3_PL_2	
XILPM_RESET_GPO3_PL_3	
XILPM_RESET_GPO3_PL_4	
XILPM_RESET_GPO3_PL_5	
XILPM_RESET_GPO3_PL_6	
XILPM_RESET_GPO3_PL_7	
XILPM_RESET_GPO3_PL_8	
XILPM_RESET_GPO3_PL_9	
XILPM_RESET_GPO3_PL_10	
XILPM_RESET_GPO3_PL_11	
XILPM_RESET_GPO3_PL_12	
XILPM_RESET_GPO3_PL_13	
XILPM_RESET_GPO3_PL_14	
XILPM_RESET_GPO3_PL_15	
XILPM_RESET_GPO3_PL_16	
XILPM_RESET_GPO3_PL_17	
XILPM_RESET_GPO3_PL_18	
XILPM_RESET_GPO3_PL_19	
XILPM_RESET_GPO3_PL_20	
XILPM_RESET_GPO3_PL_21	
XILPM_RESET_GPO3_PL_22	
XILPM_RESET_GPO3_PL_23	
XILPM_RESET_GPO3_PL_24	
XILPM_RESET_GPO3_PL_25	
XILPM_RESET_GPO3_PL_26	
XILPM_RESET_GPO3_PL_27	
XILPM_RESET_GPO3_PL_28	
XILPM_RESET_GPO3_PL_29	
XILPM_RESET_GPO3_PL_30	
XILPM_RESET_GPO3_PL_31	
XILPM_RESET_RPU_LS	
XILPM_RESET_PS_ONLY	
XILPM_RESET_PL	
XILPM_RESET_GPIO5_EMIO_92	
XILPM_RESET_GPIO5_EMIO_93	
XILPM_RESET_GPIO5_EMIO_94	
XILPM_RESET_GPIO5_EMIO_95	



# **Enumeration XPmNotifyEvent**

**PM Notify Events Enum** 

## **Table 62: Enumeration XPmNotifyEvent Values**

Value	Description
EVENT_STATE_CHANGE	
EVENT_ZERO_USERS	
EVENT_STATE_CHANGE	
EVENT_ZERO_USERS	

## **Enumeration XPmClock**

PM Clock IDs

**Table 63: Enumeration XPmClock Values** 

Value	Description
PM_CLOCK_IOPLL	
PM_CLOCK_RPLL	
PM_CLOCK_APLL	
PM_CLOCK_DPLL	
PM_CLOCK_VPLL	
PM_CLOCK_IOPLL_TO_FPD	
PM_CLOCK_RPLL_TO_FPD	
PM_CLOCK_APLL_TO_LPD	
PM_CLOCK_DPLL_TO_LPD	
PM_CLOCK_VPLL_TO_LPD	
PM_CLOCK_ACPU	
PM_CLOCK_ACPU_HALF	
PM_CLOCK_DBG_FPD	
PM_CLOCK_DBG_LPD	
PM_CLOCK_DBG_TRACE	
PM_CLOCK_DBG_TSTMP	
PM_CLOCK_DP_VIDEO_REF	
PM_CLOCK_DP_AUDIO_REF	
PM_CLOCK_DP_STC_REF	
PM_CLOCK_GDMA_REF	
PM_CLOCK_DPDMA_REF	
PM_CLOCK_DDR_REF	
PM_CLOCK_SATA_REF	



*Table 63:* **Enumeration XPmClock Values** (cont'd)

Value	Description
PM_CLOCK_PCIE_REF	
PM_CLOCK_GPU_REF	
PM_CLOCK_GPU_PP0_REF	
PM_CLOCK_GPU_PP1_REF	
PM_CLOCK_TOPSW_MAIN	
PM_CLOCK_TOPSW_LSBUS	
PM_CLOCK_GTGREF0_REF	
PM_CLOCK_LPD_SWITCH	
PM_CLOCK_LPD_LSBUS	
PM_CLOCK_USB0_BUS_REF	
PM_CLOCK_USB1_BUS_REF	
PM_CLOCK_USB3_DUAL_REF	
PM_CLOCK_USB0	
PM_CLOCK_USB1	
PM_CLOCK_CPU_R5	
PM_CLOCK_CPU_R5_CORE	
PM_CLOCK_CSU_SPB	
PM_CLOCK_CSU_PLL	
PM_CLOCK_PCAP	
PM_CLOCK_IOU_SWITCH	
PM_CLOCK_GEM_TSU_REF	
PM_CLOCK_GEM_TSU	
PM_CLOCK_GEM0_TX	
PM_CLOCK_GEM1_TX	
PM_CLOCK_GEM2_TX	
PM_CLOCK_GEM3_TX	
PM_CLOCK_GEM0_RX	
PM_CLOCK_GEM1_RX	
PM_CLOCK_GEM2_RX	
PM_CLOCK_GEM3_RX	
PM_CLOCK_QSPI_REF	
PM_CLOCK_SDIO0_REF	
PM_CLOCK_SDIO1_REF	
PM_CLOCK_UART0_REF	
PM_CLOCK_UART1_REF	
PM_CLOCK_SPI0_REF	
PM_CLOCK_SPI1_REF	
PM_CLOCK_NAND_REF	
PM_CLOCK_I2C0_REF	



*Table 63:* **Enumeration XPmClock Values** (cont'd)

Value	Description
PM_CLOCK_I2C1_REF	
PM_CLOCK_CAN0_REF	
PM_CLOCK_CAN1_REF	
PM_CLOCK_CAN0	
PM_CLOCK_CAN1	
PM_CLOCK_DLL_REF	
PM_CLOCK_ADMA_REF	
PM_CLOCK_TIMESTAMP_REF	
PM_CLOCK_AMS_REF	
PM_CLOCK_PL0_REF	
PM_CLOCK_PL1_REF	
PM_CLOCK_PL2_REF	
PM_CLOCK_PL3_REF	
PM_CLOCK_WDT	
PM_CLOCK_IOPLL_INT	
PM_CLOCK_IOPLL_PRE_SRC	
PM_CLOCK_IOPLL_HALF	
PM_CLOCK_IOPLL_INT_MUX	
PM_CLOCK_IOPLL_POST_SRC	
PM_CLOCK_RPLL_INT	
PM_CLOCK_RPLL_PRE_SRC	
PM_CLOCK_RPLL_HALF	
PM_CLOCK_RPLL_INT_MUX	
PM_CLOCK_RPLL_POST_SRC	
PM_CLOCK_APLL_INT	
PM_CLOCK_APLL_PRE_SRC	
PM_CLOCK_APLL_HALF	
PM_CLOCK_APLL_INT_MUX	
PM_CLOCK_APLL_POST_SRC	
PM_CLOCK_DPLL_INT	
PM_CLOCK_DPLL_PRE_SRC	
PM_CLOCK_DPLL_HALF	
PM_CLOCK_DPLL_INT_MUX	
PM_CLOCK_DPLL_POST_SRC	
PM_CLOCK_VPLL_INT	
PM_CLOCK_VPLL_PRE_SRC	
PM_CLOCK_VPLL_HALF	
PM_CLOCK_VPLL_INT_MUX	
PM_CLOCK_VPLL_POST_SRC	



*Table 63:* **Enumeration XPmClock Values** (cont'd)

Value	Description
PM_CLOCK_CAN0_MIO	
PM_CLOCK_CAN1_MIO	
PM_CLOCK_ACPU_FULL	
PM_CLOCK_GEM0_REF	
PM_CLOCK_GEM1_REF	
PM_CLOCK_GEM2_REF	
PM_CLOCK_GEM3_REF	
PM_CLOCK_GEM0_REF_UNGATED	
PM_CLOCK_GEM1_REF_UNGATED	
PM_CLOCK_GEM2_REF_UNGATED	
PM_CLOCK_GEM3_REF_UNGATED	
PM_CLOCK_EXT_PSS_REF	
PM_CLOCK_EXT_VIDEO	
PM_CLOCK_EXT_PSS_ALT_REF	
PM_CLOCK_EXT_AUX_REF	
PM_CLOCK_EXT_GT_CRX_REF	
PM_CLOCK_EXT_SWDT0	
PM_CLOCK_EXT_SWDT1	
PM_CLOCK_EXT_GEM0_TX_EMIO	
PM_CLOCK_EXT_GEM1_TX_EMIO	
PM_CLOCK_EXT_GEM2_TX_EMIO	
PM_CLOCK_EXT_GEM3_TX_EMIO	
PM_CLOCK_EXT_GEM0_RX_EMIO	
PM_CLOCK_EXT_GEM1_RX_EMIO	
PM_CLOCK_EXT_GEM2_RX_EMIO	
PM_CLOCK_EXT_GEM3_RX_EMIO	
PM_CLOCK_EXT_MIO50_OR_MIO51	
PM_CLOCK_EXT_MIO0	
PM_CLOCK_EXT_MIO1	
PM_CLOCK_EXT_MIO2	
PM_CLOCK_EXT_MIO3	
PM_CLOCK_EXT_MIO4	
PM_CLOCK_EXT_MIO5	
PM_CLOCK_EXT_MIO6	
PM_CLOCK_EXT_MIO7	
PM_CLOCK_EXT_MIO8	
PM_CLOCK_EXT_MIO9	
PM_CLOCK_EXT_MIO10	
PM_CLOCK_EXT_MIO11	



*Table 63:* **Enumeration XPmClock Values** (cont'd)

Value	Description
PM_CLOCK_EXT_MIO12	
PM_CLOCK_EXT_MIO13	
PM_CLOCK_EXT_MIO14	
PM_CLOCK_EXT_MIO15	
PM_CLOCK_EXT_MIO16	
PM_CLOCK_EXT_MIO17	
PM_CLOCK_EXT_MIO18	
PM_CLOCK_EXT_MIO19	
PM_CLOCK_EXT_MIO20	
PM_CLOCK_EXT_MIO21	
PM_CLOCK_EXT_MIO22	
PM_CLOCK_EXT_MIO23	
PM_CLOCK_EXT_MIO24	
PM_CLOCK_EXT_MIO25	
PM_CLOCK_EXT_MIO26	
PM_CLOCK_EXT_MIO27	
PM_CLOCK_EXT_MIO28	
PM_CLOCK_EXT_MIO29	
PM_CLOCK_EXT_MIO30	
PM_CLOCK_EXT_MIO31	
PM_CLOCK_EXT_MIO32	
PM_CLOCK_EXT_MIO33	
PM_CLOCK_EXT_MIO34	
PM_CLOCK_EXT_MIO35	
PM_CLOCK_EXT_MIO36	
PM_CLOCK_EXT_MIO37	
PM_CLOCK_EXT_MIO38	
PM_CLOCK_EXT_MIO39	
PM_CLOCK_EXT_MIO40	
PM_CLOCK_EXT_MIO41	
PM_CLOCK_EXT_MIO42	
PM_CLOCK_EXT_MIO43	
PM_CLOCK_EXT_MIO44	
PM_CLOCK_EXT_MIO45	
PM_CLOCK_EXT_MIO46	
PM_CLOCK_EXT_MIO47	
PM_CLOCK_EXT_MIO48	
PM_CLOCK_EXT_MIO49	
PM_CLOCK_EXT_MIO50	



*Table 63:* **Enumeration XPmClock Values** (cont'd)

Value	Description
PM_CLOCK_EXT_MIO51	
PM_CLOCK_EXT_MIO52	
PM_CLOCK_EXT_MIO53	
PM_CLOCK_EXT_MIO54	
PM_CLOCK_EXT_MIO55	
PM_CLOCK_EXT_MIO56	
PM_CLOCK_EXT_MIO57	
PM_CLOCK_EXT_MIO58	
PM_CLOCK_EXT_MIO59	
PM_CLOCK_EXT_MIO60	
PM_CLOCK_EXT_MIO61	
PM_CLOCK_EXT_MIO62	
PM_CLOCK_EXT_MIO63	
PM_CLOCK_EXT_MIO64	
PM_CLOCK_EXT_MIO65	
PM_CLOCK_EXT_MIO66	
PM_CLOCK_EXT_MIO67	
PM_CLOCK_EXT_MIO68	
PM_CLOCK_EXT_MIO69	
PM_CLOCK_EXT_MIO70	
PM_CLOCK_EXT_MIO71	
PM_CLOCK_EXT_MIO72	
PM_CLOCK_EXT_MIO73	
PM_CLOCK_EXT_MIO74	
PM_CLOCK_EXT_MIO75	
PM_CLOCK_EXT_MIO76	
PM_CLOCK_EXT_MIO77	

## **Enumeration XPmPIIParam**

**Table 64: Enumeration XPmPllParam Values** 

Value	Description
PM_PLL_PARAM_ID_DIV2	
PM_PLL_PARAM_ID_FBDIV	
PM_PLL_PARAM_ID_DATA	
PM_PLL_PARAM_ID_PRE_SRC	
PM_PLL_PARAM_ID_POST_SRC	
PM_PLL_PARAM_ID_LOCK_DLY	



## *Table 64:* **Enumeration XPmPllParam Values** (cont'd)

Value	Description
PM_PLL_PARAM_ID_LOCK_CNT	
PM_PLL_PARAM_ID_LFHF	
PM_PLL_PARAM_ID_CP	
PM_PLL_PARAM_ID_RES	

## **Enumeration XPmPIIMode**

### **Table 65: Enumeration XPmPllMode Values**

Value	Description
PM_PLL_MODE_INTEGER	
PM_PLL_MODE_FRACTIONAL	
PM_PLL_MODE_RESET	
PM_PLL_MODE_RESET	
PM_PLL_MODE_INTEGER	
PM_PLL_MODE_FRACTIONAL	

## **Enumeration XPmPinFn**

### Table 66: Enumeration XPmPinFn Values

Value	Description
PINCTRL_FUNC_CAN0	
PINCTRL_FUNC_CAN1	
PINCTRL_FUNC_ETHERNET0	
PINCTRL_FUNC_ETHERNET1	
PINCTRL_FUNC_ETHERNET2	
PINCTRL_FUNC_ETHERNET3	
PINCTRL_FUNC_GEMTSU0	
PINCTRL_FUNC_GPIO0	
PINCTRL_FUNC_I2C0	
PINCTRL_FUNC_I2C1	
PINCTRL_FUNC_MDIO0	
PINCTRL_FUNC_MDIO1	
PINCTRL_FUNC_MDIO2	
PINCTRL_FUNC_MDIO3	
PINCTRL_FUNC_QSPI0	
PINCTRL_FUNC_QSPI_FBCLK	
PINCTRL_FUNC_QSPI_SS	



Table 66: Enumeration XPmPinFn Values (cont'd)

Value	Description
PINCTRL_FUNC_SPI0	
PINCTRL_FUNC_SPI1	
PINCTRL_FUNC_SPIO_SS	
PINCTRL_FUNC_SPI1_SS	
PINCTRL_FUNC_SDIO0	
PINCTRL_FUNC_SDIO0_PC	
PINCTRL_FUNC_SDIO0_CD	
PINCTRL_FUNC_SDIO0_WP	
PINCTRL_FUNC_SDIO1	
PINCTRL_FUNC_SDIO1_PC	
PINCTRL_FUNC_SDIO1_CD	
PINCTRL_FUNC_SDIO1_WP	
PINCTRL_FUNC_NAND0	
PINCTRL_FUNC_NAND0_CE	
PINCTRL_FUNC_NAND0_RB	
PINCTRL_FUNC_NAND0_DQS	
PINCTRL_FUNC_TTC0_CLK	
PINCTRL_FUNC_TTC0_WAV	
PINCTRL_FUNC_TTC1_CLK	
PINCTRL_FUNC_TTC1_WAV	
PINCTRL_FUNC_TTC2_CLK	
PINCTRL_FUNC_TTC2_WAV	
PINCTRL_FUNC_TTC3_CLK	
PINCTRL_FUNC_TTC3_WAV	
PINCTRL_FUNC_UART0	
PINCTRL_FUNC_UART1	
PINCTRL_FUNC_USB0	
PINCTRL_FUNC_USB1	
PINCTRL_FUNC_SWDT0_CLK	
PINCTRL_FUNC_SWDT0_RST	
PINCTRL_FUNC_SWDT1_CLK	
PINCTRL_FUNC_SWDT1_RST	
PINCTRL_FUNC_PMU0	
PINCTRL_FUNC_PCIE0	
PINCTRL_FUNC_CSU0	
PINCTRL_FUNC_DPAUX0	
PINCTRL_FUNC_PJTAG0	
PINCTRL_FUNC_TRACE0	
PINCTRL_FUNC_TRACEO_CLK	



### Table 66: Enumeration XPmPinFn Values (cont'd)

Value	Description
PINCTRL_FUNC_TESTSCAN0	

## **Enumeration XPmPinParam**

#### **Table 67: Enumeration XPmPinParam Values**

Value	Description
PINCTRL_CONFIG_SLEW_RATE	
PINCTRL_CONFIG_BIAS_STATUS	
PINCTRL_CONFIG_PULL_CTRL	
PINCTRL_CONFIG_SCHMITT_CMOS	
PINCTRL_CONFIG_DRIVE_STRENGTH	
PINCTRL_CONFIG_VOLTAGE_STATUS	

# **Definitions**

## **Define PACK\_PAYLOAD**

#### **Definition**

```
#define PACK_PAYLOADpl[0] = (u32)(arg0);
   pl[1] = (u32)(arg1);
   pl[2] = (u32)(arg2);
   pl[3] = (u32)(arg3);
   pl[4] = (u32)(arg4);
   pl[5] = (u32)(arg5);
   pl[6] = (u32)(rsvd);
   pm_dbg("%s(%x, %x, %x, %x, %x, %x, %x)\n", (__func__), (arg1), (arg2),
(arg3), (arg4), (arg5), (rsvd));
```

### Description

## **Define PACK\_PAYLOAD0**

#### **Definition**

```
#define PACK_PAYLOADOPACK_PAYLOAD(pl, (api_id), OU, OU, OU, OU, OU, OU)
```



## **Define PACK\_PAYLOAD1**

#### **Definition**

```
#define PACK_PAYLOAD1PACK_PAYLOAD(pl, (api_id), (arg1), 0U, 0U, 0U, 0U, 0U)
```

### Description

## **Define PACK\_PAYLOAD2**

#### **Definition**

```
#define PACK_PAYLOAD2PACK_PAYLOAD(pl, (api_id), (arg1), (arg2), 0U, 0U,
0U)
```

### Description

## **Define PACK\_PAYLOAD3**

#### **Definition**

```
#define PACK_PAYLOAD3PACK_PAYLOAD(pl, (api_id), (arg1), (arg2), (arg3), 0U,
0U, 0U)
```

#### Description

## **Define PACK\_PAYLOAD4**

#### **Definition**

```
#define PACK_PAYLOAD4PACK_PAYLOAD(pl, (api_id), (arg1), (arg2), (arg3),
(arg4), OU, OU)
```

#### Description

# **Define PACK\_PAYLOAD5**

#### **Definition**

```
#define PACK_PAYLOAD5PACK_PAYLOAD(pl, (api_id), (arg1), (arg2), (arg3),
(arg4), (arg5), OU)
```



# **Define PM\_VERSION\_MAJOR**

#### Definition

#define PM\_VERSION\_MAJOR1

### Description

## **Define PM\_VERSION\_MINOR**

#### **Definition**

#define PM\_VERSION\_MINOR1

## Description

# **Define PM\_VERSION**

#### **Definition**

#define PM\_VERSION((PM\_VERSION\_MAJOR << 16) | PM\_VERSION\_MINOR)</pre>

### Description

# **Define PM\_CAP\_ACCESS**

#### **Definition**

#define PM\_CAP\_ACCESS0x1U

### **Description**

## **Define PM\_CAP\_CONTEXT**

#### **Definition**

#define PM\_CAP\_CONTEXT0x2U



## **Define PM\_CAP\_WAKEUP**

#### Definition

#define PM\_CAP\_WAKEUP0x4U

### Description

## **Define NODE\_STATE\_OFF**

#### **Definition**

#define NODE\_STATE\_OFF0

### Description

## **Define NODE\_STATE\_ON**

#### **Definition**

#define NODE\_STATE\_ON1

### Description

# **Define PROC\_STATE\_FORCEDOFF**

#### **Definition**

#define PROC\_STATE\_FORCEDOFF0

### Description

## **Define PROC\_STATE\_ACTIVE**

#### **Definition**

#define PROC\_STATE\_ACTIVE1



## **Define PROC\_STATE\_SLEEP**

#### Definition

#define PROC\_STATE\_SLEEP2

### Description

## **Define PROC\_STATE\_SUSPENDING**

#### **Definition**

#define PROC\_STATE\_SUSPENDING3

### Description

## **Define MAX\_LATENCY**

#### **Definition**

#define MAX\_LATENCY(~0U)

### Description

# **Define MAX\_QOS**

#### **Definition**

#define MAX\_QOS100U

### Description

## **Define PMF\_SHUTDOWN\_TYPE\_SHUTDOWN**

#### **Definition**

#define PMF\_SHUTDOWN\_TYPE\_SHUTDOWNOU



## **Define PMF\_SHUTDOWN\_TYPE\_RESET**

#### **Definition**

#define PMF\_SHUTDOWN\_TYPE\_RESET1U

### Description

## Define PMF\_SHUTDOWN\_SUBTYPE\_SUBSYSTEM

#### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_SUBSYSTEMOU

### Description

## Define PMF\_SHUTDOWN\_SUBTYPE\_PS\_ONLY

#### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_PS\_ONLY1U

### Description

## **Define PMF\_SHUTDOWN\_SUBTYPE\_SYSTEM**

#### **Definition**

#define PMF\_SHUTDOWN\_SUBTYPE\_SYSTEM2U

#### Description

## **Define PM\_API\_MIN**

#### **Definition**

#define PM\_API\_MINPM\_GET\_API\_VERSION



# **Define PM\_CLOCK\_DIV0\_ID**

### **Definition**

#define PM\_CLOCK\_DIV0\_ID0U

## Description

# **Define PM\_CLOCK\_DIV1\_ID**

### **Definition**

#define PM\_CLOCK\_DIV1\_ID1U

### **Description**





# XilPM Versal ACAP APIs

Xilinx Power Management (XiIPM) provides Embedded Energy Management Interface (EEMI) APIs for power management on Versal ACAP devices. For more details about EEMI, see the Embedded Energy Management Interface (EEMI) API User Guide (UG1200).

The platform and power management functionality used by the APU/RPU applications is provided by the files in the 'XiIPM<version>/versal/client' folder, where '<version>' is the version of the XiIPM library.

**Table 68: Quick Function Reference** 

Туре	Name	Arguments
XStatus	XPm_IpiSend	struct XPm_Proc *const Proc u32 * Payload
XStatus	Xpm_IpiReadBuff32	struct XPm_Proc *const Proc u32 * Val1 u32 * Val2 u32 * Val3
XStatus	XPm_InitXilpm	XIpiPsu * IpiInst
enum XPmBootStatus	XPm_GetBootStatus	void
XStatus	XPm_GetChipID	u32 * IDCode u32 * Version
XStatus	XPm_GetApiVersion	version
XStatus	XPm_RequestNode	const u32 DeviceId const u32 Capabilities const u32 QoS const u32 Ack
XStatus	XPm_ReleaseNode	const u32 DeviceId



Table 68: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_SetRequirement	const u32 DeviceId const u32 Capabilities const u32 QoS const u32 Ack
XStatus	XPm_GetNodeStatus	const u32 DeviceId  XPm_NodeStatus *const NodeStatus
XStatus	XPm_ResetAssert	const u32 ResetId const u32 Action
XStatus	XPm_ResetGetStatus	const u32 ResetId u32 *const State
XStatus	XPm_PinCtrlRequest	const u32 PinId
XStatus	XPm_PinCtrlRelease	const u32 PinId
XStatus	XPm_PinCtrlSetFunction	const u32 PinId const u32 FunctionId
XStatus	XPm_PinCtrlGetFunction	const u32 PinId u32 *const FunctionId
XStatus	XPm_PinCtrlSetParameter	const u32 PinId const u32 ParamId const u32 ParamVal
XStatus	XPm_PinCtrlGetParameter	const u32 PinId const u32 ParamId u32 *const ParamVal
XStatus	XPm_DevIoctl	const u32 DeviceId const pm_ioctl_id IoctlId const u32 Arg1 const u32 Arg2 u32 *const Response
XStatus	XPm_ClockEnable	const u32 ClockId
XStatus	XPm_ClockDisable	const u32 ClockId



Table 68: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_ClockGetStatus	const u32 ClockId u32 *const State
XStatus	XPm_ClockSetDivider	const u32 ClockId const u32 Divider
XStatus	XPm_ClockGetDivider	const u32 ClockId u32 *const Divider
XStatus	XPm_ClockSetParent	const u32 ClockId const u32 ParentIdx
XStatus	XPm_ClockGetParent	const u32 ClockId u32 *const ParentIdx
int	XPm_ClockGetRate	const u32 ClockId u32 *const Rate
int	XPm_ClockSetRate	const u32 ClockId const u32 Rate
XStatus	XPm_PIISetParameter	const u32 ClockId const enum XPm_PllConfigParams ParamId const u32 Value
XStatus	XPm_PllGetParameter	const u32 ClockId const enum XPm_PllConfigParams ParamId u32 *const Value
XStatus	XPm_PIISetMode	const u32 ClockId const u32 Value
XStatus	XPm_PIIGetMode	const u32 ClockId u32 *const Value
XStatus	XPm_SelfSuspend	const u32 DeviceId const u32 Latency const u8 State const u64 Address



Table 68: Quick Function Reference (cont'd)

Туре	Name	Arguments
XStatus	XPm_RequestWakeUp	const u32 TargetDevId const u8 SetAddress const u64 Address const u32 Ack
void	XPm_SuspendFinalize	void
XStatus	XPm_RequestSuspend	const u32 TargetSubsystemId const u32 Ack const u32 Latency const u32 State
XStatus	XPm_AbortSuspend	reason
XStatus	XPm_ForcePowerDown	const u32 TargetDevId const u32 Ack
XStatus	XPm_SystemShutdown	const u32 Type const u32 SubType
XStatus	XPm_SetWakeUpSource	const u32 TargetDeviceId const u32 DeviceId const u32 Enable
XStatus	XPm_Query	Qid const u32 Arg1 const u32 Arg2 const u32 Arg3 u32 *const Data
int	XPm_SetMaxLatency	const u32 DeviceId const u32 Latency
XStatus	XPm_GetOpCharacteristic	const u32 DeviceId const enum XPmOpCharType Type u32 *const Result
int	XPm_InitFinalize	void
int	XPm_RegisterNotifier	XPm_Notifier *const Notifier



Table 68: Quick Function Reference (cont'd)

Туре	Name	Arguments
int	XPm_UnregisterNotifier	XPm_Notifier *const Notifier
void	XPm_InitSuspendCb	const enum XPmSuspendReason Reason const u32 Latency const u32 State const u32 Timeout
void	XPm_AcknowledgeCb	const u32 Node const XStatus Status const u32 Oppoint
void	XPm_NotifyCb	const u32 Node const enum XPmNotifyEvent Event const u32 Oppoint
int	XPm_SetConfiguration	void
int	XPm_MmioWrite	void
int	XPm_MmioRead	void
XStatus	XPm_FeatureCheck	const u32 FeatureId u32 * Version

# **Functions**

# XPm\_IpiSend

Sends IPI request to the target module.

### **Prototype**

XStatus XPm\_IpiSend(struct XPm\_Proc \*const Proc, u32 \*Payload);

### **Parameters**

The following table lists the XPm\_IpiSend function arguments.



Table 69: XPm\_IpiSend Arguments

Туре	Name	Description
struct XPm_Proc *const	Proc	Pointer to the processor who is initiating request
u32 *	Payload	API id and call arguments to be written in IPI buffer

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# Xpm\_IpiReadBuff32

Reads IPI Response after target module has handled interrupt.

## **Prototype**

```
XStatus Xpm_IpiReadBuff32(struct XPm_Proc *const Proc, u32 *Val1, u32
*Val2, u32 *Val3);
```

#### **Parameters**

The following table lists the Xpm\_IpiReadBuff32 function arguments.

Table 70: Xpm\_IpiReadBuff32 Arguments

Туре	Name	Description
struct XPm_Proc *const	Proc	Pointer to the processor who is waiting and reading Response
u32 *	Val1	Used to return value from 2nd IPI buffer element (optional)
u32 *	Val2	Used to return value from 3rd IPI buffer element (optional)
u32 *	Val3	Used to return value from 4th IPI buffer element (optional)

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_InitXilpm

Initialize xilpm library.

## **Prototype**

XStatus XPm\_InitXilpm(XIpiPsu \*IpiInst);



#### **Parameters**

The following table lists the XPm\_InitXilpm function arguments.

### Table 71: XPm\_InitXilpm Arguments

Туре	Name	Description
XIpiPsu *	IpiInst	Pointer to IPI driver instance

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_GetBootStatus

This Function returns information about the boot reason. If the boot is not a system startup but a resume, power down request bitfield for this processor will be cleared.

### **Prototype**

#### **Returns**

Returns processor boot status

- PM\_RESUME : If the boot reason is because of system resume.
- PM INITIAL BOOT: If this boot is the initial system startup.

# XPm\_GetChipID

This function is used to request the version and ID code of a chip.

### **Prototype**

```
XStatus XPm_GetChipID(u32 *IDCode, u32 *Version);
```

#### **Parameters**

The following table lists the XPm\_GetChipID function arguments.



Table 72: XPm\_GetChipID Arguments

Туре	Name	Description
u32 *	IDCode	Returns the chip ID code.
u32 *	Version	Returns the chip version.

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_GetApiVersion

This function is used to request the version number of the API running on the platform management controller.

### **Prototype**

XStatus XPm\_GetApiVersion(u32 \*Version);

#### **Parameters**

The following table lists the XPm\_GetApiVersion function arguments.

#### Table 73: XPm\_GetApiVersion Arguments

Туре	Name	Description
Commented parameter version does not exist in function XPm_GetApiVersion.	version	Returns the API 32-bit version number.

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_RequestNode

This function is used to request the device.

### **Prototype**

XStatus XPm\_RequestNode(const u32 DeviceId, const u32 Capabilities, const u32 QoS, const u32 Ack);

#### **Parameters**

The following table lists the XPm\_RequestNode function arguments.



Table 74: XPm\_RequestNode Arguments

Туре	Name	Description
const u32	DeviceId	Device which needs to be requested
const u32	Capabilities	<ul> <li>Device Capabilities, can be combined</li> <li>PM_CAP_ACCESS: full access / functionality</li> <li>PM_CAP_CONTEXT: preserve context</li> <li>PM_CAP_WAKEUP: emit wake interrupts</li> </ul>
const u32	QoS	Quality of Service (0-100) required
const u32	Ack	Requested acknowledge type

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_ReleaseNode

This function is used to release the requested device.

### **Prototype**

XStatus XPm\_ReleaseNode(const u32 DeviceId);

#### **Parameters**

The following table lists the XPm\_ReleaseNode function arguments.

#### Table 75: XPm\_ReleaseNode Arguments

Туре	Name	Description
const u32	DeviceId	Device which needs to be released

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_SetRequirement

This function is used to set the requirement for specified device.

### **Prototype**

XStatus XPm\_SetRequirement(const u32 DeviceId, const u32 Capabilities, const u32 QoS, const u32 Ack);



#### **Parameters**

The following table lists the XPm\_SetRequirement function arguments.

**Table 76: XPm\_SetRequirement Arguments** 

Туре	Name	Description
const u32	DeviceId	Device for which requirement needs to be set
const u32	Capabilities	<ul> <li>Device Capabilities, can be combined</li> <li>PM_CAP_ACCESS: full access / functionality</li> <li>PM_CAP_CONTEXT: preserve context</li> <li>PM_CAP_WAKEUP: emit wake interrupts</li> </ul>
const u32	QoS	Quality of Service (0-100) required
const u32	Ack	Requested acknowledge type

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_GetNodeStatus

This function is used to get the device status.

### **Prototype**

XStatus XPm\_GetNodeStatus(const u32 DeviceId, XPm\_NodeStatus \*const NodeStatus);

### **Parameters**

The following table lists the XPm\_GetNodeStatus function arguments.

### *Table 77:* **XPm\_GetNodeStatus Arguments**

Туре	Name	Description
const u32	DeviceId	Device for which status is requested



Table 77: XPm\_GetNodeStatus Arguments (cont'd)

Туре	Name	Description
XPm_NodeStatus *const	NodeStatus	Structure pointer to store device status
		Status - The current power state of the device
		。 For CPU nodes:
		- 0 : if CPU is powered down,
		- 1 : if CPU is active (powered up),
		- 8 : if CPU is suspending (powered up)
		For power islands and power domains:
		- 0 : if island is powered down,
		- 2: if island is powered up
		。 For slaves:
		- 0 : if slave is powered down,
		- 1 : if slave is powered up,
		- 9 : if slave is in retention
		Requirement - Requirements placed on the device by the caller
		• Usage
		。 0 : node is not used by any PU,
		1: node is used by caller exclusively,
		2: node is used by other PU(s) only,
		3 : node is used by caller and by other PU(s)

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_ResetAssert

This function is used to assert or release reset for a particular reset line. Alternatively a reset pulse can be requested as well.

## **Prototype**

XStatus XPm\_ResetAssert(const u32 ResetId, const u32 Action);

### **Parameters**

The following table lists the XPm\_ResetAssert function arguments.



**Table 78: XPm\_ResetAssert Arguments** 

Туре	Name	Description
const u32	ResetId	Reset ID
const u32	Action	<ul> <li>Reset action to be taken</li> <li>PM_RESET_ACTION_RELEASE for Release Reset</li> <li>PM_RESET_ACTION_ASSERT for Assert Reset</li> <li>PM_RESET_ACTION_PULSE for Pulse Reset</li> </ul>

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_ResetGetStatus

This function is used to get the status of reset.

## **Prototype**

XStatus XPm\_ResetGetStatus(const u32 ResetId, u32 \*const State);

#### **Parameters**

The following table lists the XPm\_ResetGetStatus function arguments.

Table 79: XPm\_ResetGetStatus Arguments

Name	Description
ResetId	Reset ID
State	Pointer to store the status of specified reset
	0 for reset released
	1 for reset asserted
	ResetId

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PinCtrlRequest

This function is used to request the pin.



XStatus XPm\_PinCtrlRequest(const u32 PinId);

#### **Parameters**

The following table lists the XPm\_PinCtrlRequest function arguments.

## Table 80: XPm\_PinCtrlRequest Arguments

Туре	Name	Description
const u32	PinId	Pin ID

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PinCtrlRelease

This function is used to release the pin.

## **Prototype**

XStatus XPm\_PinCtrlRelease(const u32 PinId);

#### **Parameters**

The following table lists the XPm\_PinCtrlRelease function arguments.

## Table 81: XPm\_PinCtrlRelease Arguments

Туре	Name	Description
const u32	PinId	Pin ID

#### **Returns**

XST SUCCESS if successful else XST FAILURE or an error code or a reason code

# XPm\_PinCtrlSetFunction

This function is used to set the function on specified pin.

## **Prototype**

XStatus XPm\_PinCtrlSetFunction(const u32 PinId, const u32 FunctionId);



#### **Parameters**

The following table lists the XPm\_PinCtrlSetFunction function arguments.

**Table 82: XPm PinCtrlSetFunction Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
const u32	FunctionId	Function ID which needs to be set

#### **Returns**

XST SUCCESS if successful else XST FAILURE or an error code or a reason code

# XPm\_PinCtrlGetFunction

This function is used to get the function on specified pin.

## **Prototype**

XStatus XPm\_PinCtrlGetFunction(const u32 PinId, u32 \*const FunctionId);

### **Parameters**

The following table lists the XPm\_PinCtrlGetFunction function arguments.

**Table 83: XPm\_PinCtrlGetFunction Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
u32 *const	FunctionId	Pointer to Function ID

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_PinCtrlSetParameter

This function is used to set the pin parameter of specified pin.

The following table lists the parameter ID and their respective values:

ParamId	ParamVal
PINCTRL_CONFIG_SLEW_RATE	PINCTRL_SLEW_RATE_SLOW, PINCTRL_SLEW_RATE_FAST
PINCTRL_CONFIG_BIAS_STATUS	PINCTRL_BIAS_DISABLE, PINCTRL_BIAS_ENABLE



ParamId	ParamVal
PINCTRL_CONFIG_PULL_CTRL	PINCTRL_BIAS_PULL_DOWN, PINCTRL_BIAS_PULL_UP
PINCTRL_CONFIG_SCHMITT_CMOS	PINCTRL_INPUT_TYPE_CMOS, PINCTRL_INPUT_TYPE_SCHMITT
PINCTRL_CONFIG_DRIVE_STRENGTH	PINCTRL_DRIVE_STRENGTH_TRISTATE, PINCTRL_DRIVE_STRENGTH_4MA, PINCTRL_DRIVE_STRENGTH_8MA, PINCTRL_DRIVE_STRENGTH_12MA
PINCTRL_CONFIG_TRI_STATE	PINCTRL_TRI_STATE_DISABLE, PINCTRL_TRI_STATE_ENABLE

XStatus XPm\_PinCtrlSetParameter(const u32 PinId, const u32 ParamId, const u32 ParamVal);

#### **Parameters**

The following table lists the XPm\_PinCtrlSetParameter function arguments.

**Table 84: XPm\_PinCtrlSetParameter Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
const u32	ParamId	Parameter ID
const u32	ParamVal	Value of the parameter

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PinCtrlGetParameter

This function is used to get the pin parameter of specified pin.

The following table lists the parameter ID and their respective values:

ParamId	ParamVal
PINCTRL_CONFIG_SLEW_RATE	PINCTRL_SLEW_RATE_SLOW, PINCTRL_SLEW_RATE_FAST
PINCTRL_CONFIG_BIAS_STATUS	PINCTRL_BIAS_DISABLE, PINCTRL_BIAS_ENABLE
PINCTRL_CONFIG_PULL_CTRL	PINCTRL_BIAS_PULL_DOWN, PINCTRL_BIAS_PULL_UP
PINCTRL_CONFIG_SCHMITT_CMOS	PINCTRL_INPUT_TYPE_CMOS, PINCTRL_INPUT_TYPE_SCHMITT
PINCTRL_CONFIG_DRIVE_STRENGTH	PINCTRL_DRIVE_STRENGTH_TRISTATE, PINCTRL_DRIVE_STRENGTH_4MA, PINCTRL_DRIVE_STRENGTH_8MA, PINCTRL_DRIVE_STRENGTH_12MA
PINCTRL_CONFIG_VOLTAGE_STATUS	1 for 1.8v mode, 0 for 3.3v mode



ParamId	ParamVal
PINCTRL_CONFIG_TRI_STATE	PINCTRL_TRI_STATE_DISABLE, PINCTRL_TRI_STATE_ENABLE

XStatus XPm\_PinCtrlGetParameter(const u32 PinId, const u32 ParamId, u32 \*const ParamVal);

#### **Parameters**

The following table lists the XPm\_PinCtrlGetParameter function arguments.

**Table 85: XPm\_PinCtrlGetParameter Arguments** 

Туре	Name	Description
const u32	PinId	Pin ID
const u32	ParamId	Parameter ID
u32 *const	ParamVal	Pointer to the value of the parameter

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_DevIoctl

This function performs driver-like IOCTL functions on shared system devices.

## **Prototype**

XStatus XPm\_DevIoctl(const u32 DeviceId, const pm\_ioctl\_id IoctlId, const u32 Arg1, const u32 Arg2, u32 \*const Response);

## **Parameters**

The following table lists the XPm\_DevIoctl function arguments.

Table 86: XPm\_DevIoctl Arguments

Туре	Name	Description
const u32	DeviceId	ID of the device
const pm_ioctl_id	IoctlId	IOCTL function ID
const u32	Arg1	Argument 1
const u32	Arg2	Argument 2
u32 *const	Response	Ioctl response



XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_ClockEnable

This function is used to enable the specified clock.

## **Prototype**

XStatus XPm\_ClockEnable(const u32 ClockId);

#### **Parameters**

The following table lists the XPm\_ClockEnable function arguments.

## Table 87: XPm\_ClockEnable Arguments

Туре	Name	Description
const u32	ClockId	Clock ID

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_ClockDisable

This function is used to disable the specified clock.

#### **Prototype**

XStatus XPm\_ClockDisable(const u32 ClockId);

#### **Parameters**

The following table lists the XPm\_ClockDisable function arguments.

## Table 88: XPm\_ClockDisable Arguments

Туре	Name	Description
const u32	ClockId	Clock ID

#### Returns



## XPm\_ClockGetStatus

This function is used to get the state of specified clock.

## **Prototype**

XStatus XPm\_ClockGetStatus(const u32 ClockId, u32 \*const State);

#### **Parameters**

The following table lists the XPm\_ClockGetStatus function arguments.

## Table 89: XPm ClockGetStatus Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	State	Pointer to store the clock state  1 for enable and 0 for disable

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_ClockSetDivider

This function is used to set the divider value for specified clock.

## **Prototype**

XStatus XPm\_ClockSetDivider(const u32 ClockId, const u32 Divider);

#### **Parameters**

The following table lists the XPm\_ClockSetDivider function arguments.

## *Table 90:* XPm\_ClockSetDivider Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Divider	Value of the divider

#### **Returns**



## XPm\_ClockGetDivider

This function is used to get divider value for specified clock.

## **Prototype**

XStatus XPm\_ClockGetDivider(const u32 ClockId, u32 \*const Divider);

#### **Parameters**

The following table lists the XPm\_ClockGetDivider function arguments.

## **Table 91: XPm\_ClockGetDivider Arguments**

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Divider	Pointer to store divider value

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_ClockSetParent

This function is used to set the parent for specified clock.

## **Prototype**

XStatus XPm\_ClockSetParent(const u32 ClockId, const u32 ParentIdx);

#### **Parameters**

The following table lists the XPm\_ClockSetParent function arguments.

#### Table 92: XPm\_ClockSetParent Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	ParentIdx	Parent clock index

#### Returns



## XPm\_ClockGetParent

This function is used to get the parent of specified clock.

## **Prototype**

XStatus XPm\_ClockGetParent(const u32 ClockId, u32 \*const ParentIdx);

#### **Parameters**

The following table lists the XPm\_ClockGetParent function arguments.

## Table 93: XPm\_ClockGetParent Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	ParentIdx	Pointer to store the parent clock index

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_ClockGetRate

This function is used to get rate of specified clock.

## **Prototype**

int XPm\_ClockGetRate(const u32 ClockId, u32 \*const Rate);

#### **Parameters**

The following table lists the XPm\_ClockGetRate function arguments.

## Table 94: XPm\_ClockGetRate Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Rate	Pointer to store the rate clock

#### Returns



# XPm\_ClockSetRate

This function is used to set the rate of specified clock.

## **Prototype**

int XPm\_ClockSetRate(const u32 ClockId, const u32 Rate);

#### **Parameters**

The following table lists the XPm\_ClockSetRate function arguments.

## Table 95: XPm\_ClockSetRate Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Rate	Clock rate

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PIISetParameter

This function is used to set the parameters for specified PLL clock.

#### **Prototype**

```
XStatus XPm_PllSetParameter(const u32 ClockId, const enum XPm_PllConfigParams ParamId, const u32 Value);
```

### **Parameters**

The following table lists the XPm\_PllSetParameter function arguments.

#### *Table 96:* XPm\_PIISetParameter Arguments

Туре	Name	Description
const u32	ClockId	Clock ID



*Table 96:* **XPm\_PIISetParameter Arguments** (cont'd)

Туре	Name	Description
const enum XPm_PllConfigParams	ParamId	Parameter ID  PM_PLL_PARAM_ID_DIV2  PM_PLL_PARAM_ID_FBDIV  PM_PLL_PARAM_ID_DATA  PM_PLL_PARAM_ID_PRE_SRC  PM_PLL_PARAM_ID_POST_SRC  PM_PLL_PARAM_ID_LOCK_DLY  PM_PLL_PARAM_ID_LOCK_CNT  PM_PLL_PARAM_ID_LFHF  PM_PLL_PARAM_ID_CP
const u32	Value	PM_PLL_PARAM_ID_RES  Value of parameter (See register description for possible values)

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PllGetParameter

This function is used to get the parameter of specified PLL clock.

## **Prototype**

XStatus XPm\_PllGetParameter(const u32 ClockId, const enum XPm\_PllConfigParams ParamId, u32 \*const Value);

#### **Parameters**

The following table lists the XPm\_PllGetParameter function arguments.

**Table 97: XPm\_PllGetParameter Arguments** 

Туре	Name	Description
const u32	ClockId	Clock ID



Table 97: XPm\_PIIGetParameter Arguments (cont'd)

Туре	Name	Description
const enum XPm_PllConfigParams	ParamId	Parameter ID
/g. a.as		PM_PLL_PARAM_ID_DIV2
		PM_PLL_PARAM_ID_FBDIV
		PM_PLL_PARAM_ID_DATA
		PM_PLL_PARAM_ID_PRE_SRC
		PM_PLL_PARAM_ID_POST_SRC
		PM_PLL_PARAM_ID_LOCK_DLY
		PM_PLL_PARAM_ID_LOCK_CNT
		PM_PLL_PARAM_ID_LFHF
		PM_PLL_PARAM_ID_CP
		PM_PLL_PARAM_ID_RES
u32 *const	Value	Pointer to store parameter value (See register description for possible values)

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PIISetMode

This function is used to set the mode of specified PLL clock.

## **Prototype**

XStatus XPm\_PllSetMode(const u32 ClockId, const u32 Value);

#### **Parameters**

The following table lists the XPm\_P11SetMode function arguments.

*Table 98:* XPm\_PIISetMode Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
const u32	Value	Mode which need to be set  O for Reset mode I for Integer mode  of the set mode  of the set mode



XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_PllGetMode

This function is used to get the mode of specified PLL clock.

## **Prototype**

XStatus XPm\_PllGetMode(const u32 ClockId, u32 \*const Value);

#### **Parameters**

The following table lists the XPm\_PllGetMode function arguments.

### Table 99: XPm\_PIIGetMode Arguments

Туре	Name	Description
const u32	ClockId	Clock ID
u32 *const	Value	Pointer to store the value of mode  O for Reset mode  I for Integer mode  Tor Fractional mode

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_SelfSuspend

This function is used by a CPU to declare that it is about to suspend itself.

## **Prototype**

 $XStatus\ XPm\_SelfSuspend(const\ u32\ DeviceId,\ const\ u32\ Latency,\ const\ u8\ State,\ const\ u64\ Address);$ 

#### **Parameters**

The following table lists the XPm\_SelfSuspend function arguments.



Table 100: XPm\_SelfSuspend Arguments

Туре	Name	Description
const u32	DeviceId	Device ID of the CPU
const u32	Latency	Maximum wake-up latency requirement in us(microsecs)
const u8	State	Instead of specifying a maximum latency, a CPU can also explicitly request a certain power state.
const u64	Address	Address from which to resume when woken up.

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_RequestWakeUp

This function can be used to request power up of a CPU node within the same PU, or to power up another PU.

## **Prototype**

XStatus XPm\_RequestWakeUp(const u32 TargetDevId, const u8 SetAddress, const u64 Address, const u32 Ack);

#### **Parameters**

The following table lists the XPm\_RequestWakeUp function arguments.

Table 101: XPm\_RequestWakeUp Arguments

Туре	Name	Description
const u32	TargetDevId	Device ID of the CPU or PU to be powered/woken up.
const u8	SetAddress	<ul><li>Specifies whether the start address argument is being passed.</li><li>0 : do not set start address</li><li>1 : set start address</li></ul>
const u64	Address	Address from which to resume when woken up. Will only be used if set_address is 1.
const u32	Ack	Requested acknowledge type

#### Returns



## XPm\_SuspendFinalize

This Function waits for firmware to finish all previous API requests sent by the PU and performs client specific actions to finish suspend procedure (e.g. execution of wfi instruction on A53 and R5 processors).

Note: This function should not return if the suspend procedure is successful.

#### **Prototype**

void XPm\_SuspendFinalize(void);

#### **Returns**

## XPm\_RequestSuspend

This function is used by a CPU to request suspend to another CPU.

## **Prototype**

XStatus XPm\_RequestSuspend(const u32 TargetSubsystemId, const u32 Ack, const u32 Latency, const u32 State);

#### **Parameters**

The following table lists the XPm\_Request Suspend function arguments.

Table 102: XPm\_RequestSuspend Arguments

Туре	Name	Description
const u32	TargetSubsystemId	Subsystem ID of the target
const u32	Ack	Requested acknowledge type
const u32	Latency	Maximum wake-up latency requirement in us(microsecs)
const u32	State	Power State

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_AbortSuspend

This function is called by a CPU after a SelfSuspend call to notify the platform management controller that CPU has aborted suspend or in response to an init suspend request when the PU refuses to suspend.



XStatus XPm\_AbortSuspend(const enum XPmAbortReason Reason);

#### **Parameters**

The following table lists the XPm\_AbortSuspend function arguments.

Table 103: XPm\_AbortSuspend Arguments

Туре	Name	Description
Commented parameter reason does not exist in function XPm_AbortSuspend.	reason	Reason code why the suspend can not be performed or completed  ABORT_REASON_WKUP_EVENT : local wakeup-event received  ABORT_REASON_PU_BUSY : PU is busy  ABORT_REASON_NO_PWRDN : no external powerdown supported  ABORT_REASON_UNKNOWN : unknown error during suspend procedure

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_ForcePowerDown

This function is used by PU to request a forced poweroff of another PU or its power island or power domain. This can be used for killing an unresponsive PU, in which case all resources of that PU will be automatically released.

Note: Force power down may not be requested by a PU for itself.

## **Prototype**

XStatus XPm\_ForcePowerDown(const u32 TargetDevId, const u32 Ack);

#### **Parameters**

The following table lists the XPm\_ForcePowerDown function arguments.

Table 104: XPm\_ForcePowerDown Arguments

Туре	Name	Description
const u32	TargetDevId	Device ID of the PU node to be forced powered down.
const u32	Ack	Requested acknowledge type



XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_SystemShutdown

This function can be used by a privileged PU to shut down or restart the complete device.

## **Prototype**

XStatus XPm\_SystemShutdown(const u32 Type, const u32 SubType);

#### **Parameters**

The following table lists the XPm\_SystemShutdown function arguments.

### Table 105: XPm\_SystemShutdown Arguments

Туре	Name	Description
const u32	Туре	Shutdown type (shutdown/restart)
const u32	SubType	Shutdown subtype (subsystem-only/PU-only/system)

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_SetWakeUpSource

This function is used by a CPU to set wakeup source.

## **Prototype**

XStatus XPm\_SetWakeUpSource(const u32 TargetDeviceId, const u32 DeviceId, const u32 Enable);

#### **Parameters**

The following table lists the XPm\_SetWakeUpSource function arguments.

## **Table 106: XPm\_SetWakeUpSource Arguments**

Туре	Name	Description
const u32	TargetDeviceId	Device ID of the target
const u32	DeviceId	Device ID used as wakeup source
const u32	Enable	1 - Enable, 0 - Disable



XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_Query

This function gueries information about the platform resources.

## **Prototype**

XStatus XPm\_Query(const u32 QueryId, const u32 Arg1, const u32 Arg2, const u32 Arg3, u32 \*const Data);

#### **Parameters**

The following table lists the XPm\_Query function arguments.

Table 107: XPm\_Query Arguments

Туре	Name	Description
Commented parameter Qid does not exist in function XPm_Query.	Qid	The type of data to query
const u32	Arg1	Query argument 1
const u32	Arg2	Query argument 2
const u32	Arg3	Query argument 3
u32 *const	Data	Pointer to the output data

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_SetMaxLatency

This function is used by a CPU to announce a change in the maximum wake-up latency requirements for a specific device currently used by that CPU.

**Note:** Setting maximum wake-up latency can constrain the set of possible power states a resource can be put into.

### **Prototype**

int XPm\_SetMaxLatency(const u32 DeviceId, const u32 Latency);

#### **Parameters**

The following table lists the XPm\_SetMaxLatency function arguments.



Table 108: XPm\_SetMaxLatency Arguments

Туре	Name	Description
const u32	DeviceId	Device ID.
const u32	Latency	Maximum wake-up latency required.

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# XPm\_GetOpCharacteristic

Call this function to request the power management controller to return information about an operating characteristic of a component.

Note: Currently power type is not supported for Versal.

## **Prototype**

XStatus XPm\_GetOpCharacteristic(const u32 DeviceId, const enum XPmOpCharType Type, u32 \*const Result);

### **Parameters**

The following table lists the XPm\_GetOpCharacteristic function arguments.

**Table 109: XPm\_GetOpCharacteristic Arguments** 

Туре	Name	Description
const u32	DeviceId	Device ID.
const enum XPmOpCharType	Туре	<ul> <li>Type of operating characteristic requested:</li> <li>power (current power consumption),</li> <li>latency (current latency in micro seconds to return to active state),</li> <li>temperature (current temperature in Celsius (Q8.7 format)),</li> </ul>
u32 *const	Result	Used to return the requested operating characteristic.

#### **Returns**



# XPm\_InitFinalize

This function is called to notify the power management controller about the completed power management initialization.

## **Prototype**

```
int XPm_InitFinalize(void);
```

#### **Returns**

XST SUCCESS if successful, otherwise an error code

## XPm\_RegisterNotifier

A PU can call this function to request that the power management controller call its notify callback whenever a qualifying event occurs. One can request to be notified for a specific or any event related to a specific node.

**Note:** The caller shall initialize the notifier object before invoking the XPm\_RegisteredNotifier function. While notifier is registered, the notifier object shall not be modified by the caller.

## **Prototype**

```
int XPm_RegisterNotifier(XPm_Notifier *const Notifier);
```

#### **Parameters**

The following table lists the XPm\_RegisterNotifier function arguments.

#### Table 110: XPm\_RegisterNotifier Arguments

Туре	Name	Description
XPm_Notifier *const	Notifier	Pointer to the notifier object to be associated with the requested notification.

#### Returns

XST SUCCESS if successful else XST FAILURE or an error code or a reason code

# XPm\_UnregisterNotifier

A PU calls this function to unregister for the previously requested notifications.



int XPm\_UnregisterNotifier(XPm\_Notifier \*const Notifier);

#### **Parameters**

The following table lists the XPm\_UnregisterNotifier function arguments.

**Table 111: XPm\_UnregisterNotifier Arguments** 

Туре	Name	Description
XPm_Notifier *const	Notifier	Pointer to the notifier object associated with the previously requested notification

#### **Returns**

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

## XPm\_InitSuspendCb

Callback function to be implemented in each PU, allowing the power management controller to request that the PU suspend itself.

**Note:** If the PU fails to act on this request the power management controller or the requesting PU may choose to employ the forceful power down option.

#### **Prototype**

 $\begin{tabular}{ll} void $XPm\_InitSuspendCb(const enum $XPmSuspendReason Reason, const u32 \\ Latency, const u32 $State, const u32 $Timeout); \end{tabular}$ 

#### **Parameters**

The following table lists the XPm\_InitSuspendCb function arguments.

Table 112: XPm\_InitSuspendCb Arguments

Туре	Name	Description
const enum XPmSuspendReason	Reason	Suspend reason:  SUSPEND_REASON_PU_REQ : Request by another PU  SUSPEND_REASON_ALERT : Unrecoverable SysMon alert  SUSPEND_REASON_SHUTDOWN : System shutdown  SUSPEND_REASON_RESTART : System restart
const u32	Latency	Maximum wake-up latency in us(micro secs). This information can be used by the PU to decide what level of context saving may be required.



Table 112: XPm\_InitSuspendCb Arguments (cont'd)

Туре	Name	Description
const u32	State	Targeted sleep/suspend state.
const u32	Timeout	Timeout in ms, specifying how much time a PU has to initiate its suspend procedure before it's being considered unresponsive.

None

## XPm\_AcknowledgeCb

This function is called by the power management controller in response to any request where an acknowledge callback was requested, i.e. where the 'ack' argument passed by the PU was REQUEST\_ACK\_NON\_BLOCKING.

## **Prototype**

void XPm\_AcknowledgeCb(const u32 Node, const XStatus Status, const u32 Oppoint);

#### **Parameters**

The following table lists the XPm\_AcknowledgeCb function arguments.

Table 113: XPm\_AcknowledgeCb Arguments

Туре	Name	Description
const u32	Node	ID of the component or sub-system in question.
const XStatus	Status	Status of the operation:  OK: the operation completed successfully  ERR: the requested operation failed
const u32	Oppoint	Operating point of the node in question

#### Returns

None

## XPm\_NotifyCb

This function is called by the power management controller if an event the PU was registered for has occurred. It will populate the notifier data structure passed when calling XPm\_RegisterNotifier.



void XPm\_NotifyCb(const u32 Node, const enum XPmNotifyEvent Event, const u32 Oppoint);

#### **Parameters**

The following table lists the XPm\_NotifyCb function arguments.

## Table 114: XPm\_NotifyCb Arguments

Туре	Name	Description
const u32	Node	ID of the device the event notification is related to.
const enum XPmNotifyEvent	Event	ID of the event
const u32	Oppoint	Current operating state of the device.

#### **Returns**

None

# XPm\_SetConfiguration

### **Prototype**

int XPm\_SetConfiguration(const u32 Address);

## XPm\_MmioWrite

#### **Prototype**

int XPm\_MmioWrite(const u32 Address, const u32 Mask, const u32 Value);

## XPm\_MmioRead

#### **Prototype**

int XPm\_MmioRead(const u32 Address, u32 \*const Value);

## XPm\_FeatureCheck

This function queries information about the feature version.



XStatus XPm\_FeatureCheck(const u32 FeatureId, u32 \*Version);

#### **Parameters**

The following table lists the XPm\_FeatureCheck function arguments.

## **Table 115: XPm\_FeatureCheck Arguments**

Туре	Name	Description
const u32	FeatureId	The feature ID (API-ID)
u32 *	Version	Pointer to the output data where version of feature store. For the supported feature get non zero value in version, But if version is 0U that means feature not supported.

#### Returns

XST\_SUCCESS if successful else XST\_FAILURE or an error code or a reason code

# **Enumerations**

## **Enumeration XPmAbortReason**

PM abort reasons enumeration.

**Table 116: Enumeration XPmAbortReason Values** 

Value	Description
ABORT_REASON_WKUP_EVENT	
ABORT_REASON_PU_BUSY	
ABORT_REASON_NO_PWRDN	
ABORT_REASON_UNKNOWN	

# **Enumeration XPmBootStatus**

Boot status enumeration.

**Table 117: Enumeration XPmBootStatus Values** 

Value	Description
PM_INITIAL_BOOT	boot is a fresh system startup
PM_RESUME	boot is a resume



## *Table 117:* **Enumeration XPmBootStatus Values** (cont'd)

Value	Description
PM_BOOT_ERROR	error, boot cause cannot be identified

# **Enumeration XPmCapability**

Device capability requirements enumeration.

## **Table 118: Enumeration XPmCapability Values**

Value	Description
PM_CAP_ACCESS	Full access
PM_CAP_CONTEXT	Configuration and contents retained
PM_CAP_WAKEUP	Enabled as a wake-up source
PM_CAP_UNUSABLE	Not usable

# **Enumeration XPmDeviceUsage**

## *Table 119:* Enumeration XPmDeviceUsage Values

Value	Description
PM_USAGE_CURRENT_SUBSYSTEM	
PM_USAGE_OTHER_SUBSYSTEM	

# **Enumeration XPmResetActions**

## Table 120: Enumeration XPmResetActions Values

Value	Description
PM_RESET_ACTION_RELEASE	
PM_RESET_ACTION_ASSERT	
PM_RESET_ACTION_PULSE	

# **Enumeration XPmSuspendReason**

## **Table 121: Enumeration XPmSuspendReason Values**

Value	Description
SUSPEND_REASON_PU_REQ	
SUSPEND_REASON_ALERT	
SUSPEND_REASON_SYS_SHUTDOWN	



# **Enumeration XPmApiCbId\_t**

## Table 122: Enumeration XPmApiCbId\_t Values

Value	Description
PM_INIT_SUSPEND_CB	
PM_ACKNOWLEDGE_CB	
PM_NOTIFY_CB	

# Enumeration pm\_query\_id

## Table 123: Enumeration pm\_query\_id Values

Value	Description
XPM_QID_INVALID	
XPM_QID_CLOCK_GET_NAME	
XPM_QID_CLOCK_GET_TOPOLOGY	
XPM_QID_CLOCK_GET_FIXEDFACTOR_PARAMS	
XPM_QID_CLOCK_GET_MUXSOURCES	
XPM_QID_CLOCK_GET_ATTRIBUTES	
XPM_QID_PINCTRL_GET_NUM_PINS	
XPM_QID_PINCTRL_GET_NUM_FUNCTIONS	
XPM_QID_PINCTRL_GET_NUM_FUNCTION_GROUPS	
XPM_QID_PINCTRL_GET_FUNCTION_NAME	
XPM_QID_PINCTRL_GET_FUNCTION_GROUPS	
XPM_QID_PINCTRL_GET_PIN_GROUPS	
XPM_QID_CLOCK_GET_NUM_CLOCKS	
XPM_QID_CLOCK_GET_MAX_DIVISOR	

# **Enumeration PmPinFunIds**

## Table 124: Enumeration PmPinFunIds Values

Value	Description
PIN_FUNC_SPI0	
PIN_FUNC_SPI0_SS	
PIN_FUNC_SPI1	
PIN_FUNC_SPI1_SS	
PIN_FUNC_CAN0	
PIN_FUNC_CAN1	
PIN_FUNC_I2C0	



Table 124: Enumeration PmPinFunIds Values (cont'd)

Value	Description
PIN_FUNC_I2C1	
PIN_FUNC_I2C_PMC	
PIN_FUNC_TTC0_CLK	
PIN_FUNC_TTC0_WAV	
PIN_FUNC_TTC1_CLK	
PIN_FUNC_TTC1_WAV	
PIN_FUNC_TTC2_CLK	
PIN_FUNC_TTC2_WAV	
PIN_FUNC_TTC3_CLK	
PIN_FUNC_TTC3_WAV	
PIN_FUNC_WWDT0	
PIN_FUNC_WWDT1	
PIN_FUNC_SYSMON_I2C0	
PIN_FUNC_SYSMON_I2C0_ALERT	
PIN_FUNC_UART0	
PIN_FUNC_UARTO_CTRL	
PIN_FUNC_UART1	
PIN_FUNC_UART1_CTRL	
PIN_FUNC_GPIO0	
PIN_FUNC_GPIO1	
PIN_FUNC_GPIO2	
PIN_FUNC_EMIO0	
PIN_FUNC_GEM0	
PIN_FUNC_GEM1	
PIN_FUNC_TRACE0	
PIN_FUNC_TRACEO_CLK	
PIN_FUNC_MDIO0	
PIN_FUNC_MDIO1	
PIN_FUNC_GEM_TSU0	
PIN_FUNC_PCIE0	
PIN_FUNC_SMAP0	
PIN_FUNC_USB0	
PIN_FUNC_SD0	
PIN_FUNC_SD0_PC	
PIN_FUNC_SD0_CD	
PIN_FUNC_SD0_WP	
PIN_FUNC_SD1	
PIN_FUNC_SD1_PC	
PIN_FUNC_SD1_CD	



## Table 124: Enumeration PmPinFunIds Values (cont'd)

Value	Description
PIN_FUNC_SD1_WP	
PIN_FUNC_OSPI0	
PIN_FUNC_OSPI0_SS	
PIN_FUNC_QSPI0	
PIN_FUNC_QSPI0_FBCLK	
PIN_FUNC_QSPI0_SS	
PIN_FUNC_TEST_CLK	
PIN_FUNC_TEST_SCAN	
PIN_FUNC_TAMPER_TRIGGER	
MAX_FUNCTION	

# Enumeration pm\_pinctrl\_config\_param

## *Table 125:* Enumeration pm\_pinctrl\_config\_param Values

Value	Description
PINCTRL_CONFIG_SLEW_RATE	
PINCTRL_CONFIG_BIAS_STATUS	
PINCTRL_CONFIG_PULL_CTRL	
PINCTRL_CONFIG_SCHMITT_CMOS	
PINCTRL_CONFIG_DRIVE_STRENGTH	
PINCTRL_CONFIG_VOLTAGE_STATUS	
PINCTRL_CONFIG_TRI_STATE	
PINCTRL_CONFIG_MAX	

# Enumeration pm\_pinctrl\_slew\_rate

## Table 126: Enumeration pm\_pinctrl\_slew\_rate Values

Value	Description
PINCTRL_SLEW_RATE_FAST	
PINCTRL_SLEW_RATE_SLOW	

# Enumeration pm\_pinctrl\_bias\_status

## *Table 127:* Enumeration pm\_pinctrl\_bias\_status Values

Value	Description
PINCTRL_BIAS_DISABLE	



## Table 127: Enumeration pm\_pinctrl\_bias\_status Values (cont'd)

Value	Description
PINCTRL_BIAS_ENABLE	

# Enumeration pm\_pinctrl\_pull\_ctrl

## Table 128: Enumeration pm\_pinctrl\_pull\_ctrl Values

Value	Description
PINCTRL_BIAS_PULL_DOWN	
PINCTRL_BIAS_PULL_UP	

# Enumeration pm\_pinctrl\_schmitt\_cmos

## Table 129: Enumeration pm\_pinctrl\_schmitt\_cmos Values

Value	Description
PINCTRL_INPUT_TYPE_CMOS	
PINCTRL_INPUT_TYPE_SCHMITT	

## **Enumeration pm\_pinctrl\_drive\_strength**

## Table 130: Enumeration pm\_pinctrl\_drive\_strength Values

Value	Description
PINCTRL_DRIVE_STRENGTH_TRISTATE	
PINCTRL_DRIVE_STRENGTH_4MA	
PINCTRL_DRIVE_STRENGTH_8MA	
PINCTRL_DRIVE_STRENGTH_12MA	
PINCTRL_DRIVE_STRENGTH_MAX	

# **Enumeration pm\_pinctrl\_tri\_state**

## Table 131: Enumeration pm\_pinctrl\_tri\_state Values

Value	Description
PINCTRL_TRI_STATE_DISABLE	
PINCTRL_TRI_STATE_ENABLE	



# Enumeration pm\_ioctl\_id

**Table 132:** Enumeration pm\_ioctl\_id Values

Value	Description
IOCTL_GET_RPU_OPER_MODE	
IOCTL_SET_RPU_OPER_MODE	
IOCTL_RPU_BOOT_ADDR_CONFIG	
IOCTL_TCM_COMB_CONFIG	
IOCTL_SET_TAPDELAY_BYPASS	
IOCTL_SET_SGMII_MODE	
IOCTL_SD_DLL_RESET	
IOCTL_SET_SD_TAPDELAY	
IOCTL_SET_PLL_FRAC_MODE	
IOCTL_GET_PLL_FRAC_MODE	
IOCTL_SET_PLL_FRAC_DATA	
IOCTL_GET_PLL_FRAC_DATA	
IOCTL_WRITE_GGS	
IOCTL_READ_GGS	
IOCTL_WRITE_PGGS	
IOCTL_READ_PGGS	
IOCTL_ULPI_RESET	
IOCTL_SET_BOOT_HEALTH_STATUS	
IOCTL_AFI	
IOCTL_PROBE_COUNTER_READ	
IOCTL_PROBE_COUNTER_WRITE	
IOCTL_OSPI_MUX_SELECT	
IOCTL_USB_SET_STATE	

# **Enumeration XPm\_PIIConfigParams**

*Table 133:* Enumeration XPm\_PIIConfigParams Values

Value	Description
PM_PLL_PARAM_ID_DIV2	
PM_PLL_PARAM_ID_FBDIV	
PM_PLL_PARAM_ID_DATA	
PM_PLL_PARAM_ID_PRE_SRC	
PM_PLL_PARAM_ID_POST_SRC	
PM_PLL_PARAM_ID_LOCK_DLY	
PM_PLL_PARAM_ID_LOCK_CNT	
PM_PLL_PARAM_ID_LFHF	



## Table 133: Enumeration XPm\_PllConfigParams Values (cont'd)

Value	Description
PM_PLL_PARAM_ID_CP	
PM_PLL_PARAM_ID_RES	
PM_PLL_PARAM_MAX	

## **Enumeration XPmPIIMode**

## **Table 134: Enumeration XPmPIIMode Values**

Value	Description
PM_PLL_MODE_INTEGER	
PM_PLL_MODE_FRACTIONAL	
PM_PLL_MODE_RESET	

## **Enumeration XPmInitFunctions**

PM init node functions

*Table 135:* Enumeration XPmInitFunctions Values

Value	Description
FUNC_INIT_START	
FUNC_INIT_FINISH	
FUNC_SCAN_CLEAR	
FUNC_BISR	
FUNC_LBIST	
FUNC_MEM_INIT	
FUNC_MBIST_CLEAR	
FUNC_HOUSECLEAN_PL	
FUNC_HOUSECLEAN_COMPLETE	
FUNC_XPPU_CTRL	
FUNC_XMPU_CTRL	

# **Enumeration XPmOpCharType**

PM operating characteristic types enumeration.



## Table 136: Enumeration XPmOpCharType Values

Value	Description
PM_OPCHAR_TYPE_POWER	
PM_OPCHAR_TYPE_TEMP	
PM_OPCHAR_TYPE_LATENCY	

# **Enumeration XPmNotifyEvent**

PM notify events enumeration.

## **Table 137: Enumeration XPmNotifyEvent Values**

Value	Description
EVENT_STATE_CHANGE	
EVENT_ZERO_USERS	

# **Definitions**

# **Define PM\_VERSION\_MAJOR**

## **Definition**

#define PM\_VERSION\_MAJOR1UL

## Description

# **Define PM\_VERSION\_MINOR**

#### **Definition**

#define PM\_VERSION\_MINOROUL

## Description

# **Define PM\_VERSION**

#### **Definition**

#define PM\_VERSION((PM\_VERSION\_MAJOR << 16) | PM\_VERSION\_MINOR)</pre>



## Description

# **Define XPM\_MAX\_CAPABILITY**

#### **Definition**

## Description

# **Define XPM\_MAX\_LATENCY**

#### **Definition**

#define XPM\_MAX\_LATENCY(0xFFFFU)

## Description

# **Define XPM\_MAX\_QOS**

#### **Definition**

#define XPM\_MAX\_QOS(100)

## Description

# **Define XPM\_MIN\_CAPABILITY**

## **Definition**

#define XPM\_MIN\_CAPABILITY(0)



## Description

# **Define XPM\_MIN\_LATENCY**

#### **Definition**

#define XPM\_MIN\_LATENCY(0)

## Description

# **Define XPM\_MIN\_QOS**

#### **Definition**

#define XPM\_MIN\_QOS(0)

## Description

# **Define XPM\_DEF\_CAPABILITY**

#### **Definition**

#define XPM\_DEF\_CAPABILITYXPM\_MAX\_CAPABILITY

## Description

# **Define XPM\_DEF\_LATENCY**

#### **Definition**

#define XPM\_DEF\_LATENCYXPM\_MAX\_LATENCY

## Description

# **Define XPM\_DEF\_QOS**

#### **Definition**

#define XPM\_DEF\_QOSXPM\_MAX\_QOS



## Description

# **Define NODE\_STATE\_OFF**

#### **Definition**

#define NODE\_STATE\_OFF(OU)

## **Description**

## **Define NODE\_STATE\_ON**

#### **Definition**

#define NODE\_STATE\_ON(1U)

## Description

# **Define PROC\_STATE\_SLEEP**

#### **Definition**

#define PROC\_STATE\_SLEEPNODE\_STATE\_OFF

## Description

# **Define PROC\_STATE\_ACTIVE**

#### **Definition**

#define PROC\_STATE\_ACTIVENODE\_STATE\_ON

## Description

# **Define PROC\_STATE\_FORCEDOFF**

#### **Definition**

#define PROC\_STATE\_FORCEDOFF(7U)



# **Define PROC\_STATE\_SUSPENDING**

#### **Definition**

#define PROC\_STATE\_SUSPENDING(8U)

### **Description**

# Define PM\_SHUTDOWN\_TYPE\_SHUTDOWN

### **Definition**

#define PM\_SHUTDOWN\_TYPE\_SHUTDOWN(OU)

## Description

# **Define PM\_SHUTDOWN\_TYPE\_RESET**

#### **Definition**

#define PM\_SHUTDOWN\_TYPE\_RESET(1U)

### **Description**

# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_SUBSYSTEM

### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_SUBSYSTEM(OU)

### Description

# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_PS\_ONLY

### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_PS\_ONLY(1U)



# Define PM\_SHUTDOWN\_SUBTYPE\_RST\_SYSTEM

#### **Definition**

#define PM\_SHUTDOWN\_SUBTYPE\_RST\_SYSTEM(2U)

### Description

# Define PM\_SUSPEND\_STATE\_CPU\_IDLE

### **Definition**

#define PM\_SUSPEND\_STATE\_CPU\_IDLE0x0U

### Description

# Define PM\_SUSPEND\_STATE\_SUSPEND\_TO\_RAM

#### **Definition**

#define PM\_SUSPEND\_STATE\_SUSPEND\_TO\_RAM0xFU

### Description

# **Define XPM\_RPU\_MODE\_LOCKSTEP**

#### **Definition**

#define XPM\_RPU\_MODE\_LOCKSTEP0U

### Description

# Define XPM\_RPU\_MODE\_SPLIT

### **Definition**

#define XPM\_RPU\_MODE\_SPLIT1U



# **Define XPM\_RPU\_BOOTMEM\_LOVEC**

#### Definition

#define XPM\_RPU\_BOOTMEM\_LOVEC(OU)

### Description

# **Define XPM\_RPU\_BOOTMEM\_HIVEC**

### **Definition**

#define XPM\_RPU\_BOOTMEM\_HIVEC(1U)

## Description

# **Define XPM\_RPU\_TCM\_SPLIT**

#### **Definition**

#define XPM\_RPU\_TCM\_SPLITOU

### Description

# Define XPM\_RPU\_TCM\_COMB

### **Definition**

#define XPM\_RPU\_TCM\_COMB1U

### Description

# **Define XPM\_BOOT\_HEALTH\_STATUS\_MASK**

### **Definition**

#define XPM\_BOOT\_HEALTH\_STATUS\_MASK(0x1U)



# **Define XPM\_TAPDELAY\_QSPI**

#### **Definition**

#define XPM\_TAPDELAY\_QSPI(2U)

### **Description**

# Define XPM\_TAPDELAY\_BYPASS\_DISABLE

### **Definition**

#define XPM\_TAPDELAY\_BYPASS\_DISABLE(OU)

### Description

# **Define XPM\_TAPDELAY\_BYPASS\_ENABLE**

#### **Definition**

#define XPM\_TAPDELAY\_BYPASS\_ENABLE(1U)

### **Description**

# Define XPM\_OSPI\_MUX\_SEL\_DMA

### **Definition**

#define XPM\_OSPI\_MUX\_SEL\_DMA(OU)

### Description

# Define XPM\_OSPI\_MUX\_SEL\_LINEAR

### **Definition**

#define XPM\_OSPI\_MUX\_SEL\_LINEAR(1U)



# Define XPM\_OSPI\_MUX\_GET\_MODE

#### **Definition**

#define XPM\_OSPI\_MUX\_GET\_MODE(2U)

### **Description**

# **Define XPM\_TAPDELAY\_INPUT**

### **Definition**

#define XPM\_TAPDELAY\_INPUT(OU)

## Description

# **Define XPM\_TAPDELAY\_OUTPUT**

#### **Definition**

#define XPM\_TAPDELAY\_OUTPUT(1U)

### Description

# **Define XPM\_DLL\_RESET\_ASSERT**

### **Definition**

#define XPM\_DLL\_RESET\_ASSERT(OU)

### Description

# **Define XPM\_DLL\_RESET\_RELEASE**

### **Definition**

#define XPM\_DLL\_RESET\_RELEASE(1U)



# Define XPM\_DLL\_RESET\_PULSE

#### **Definition**

#define XPM\_DLL\_RESET\_PULSE(2U)

### Description

# Define XPM\_RESET\_REASON\_EXT\_POR

### **Definition**

#define XPM\_RESET\_REASON\_EXT\_POR(OU)

### Description

# Define XPM\_RESET\_REASON\_SW\_POR

#### **Definition**

#define XPM\_RESET\_REASON\_SW\_POR(1U)

### Description

# **Define XPM\_RESET\_REASON\_SLR\_POR**

### **Definition**

#define XPM\_RESET\_REASON\_SLR\_POR(2U)

### Description

# Define XPM\_RESET\_REASON\_ERR\_POR

### **Definition**

#define XPM\_RESET\_REASON\_ERR\_POR(3U)



# **Define XPM RESET REASON DAP SRST**

#### **Definition**

#define XPM\_RESET\_REASON\_DAP\_SRST(7U)

### **Description**

# Define XPM\_RESET\_REASON\_ERR\_SRST

### **Definition**

#define XPM\_RESET\_REASON\_ERR\_SRST(8U)

### Description

# **Define XPM\_RESET\_REASON\_SW\_SRST**

#### **Definition**

#define XPM\_RESET\_REASON\_SW\_SRST(9U)

### Description

# Define XPM\_RESET\_REASON\_SLR\_SRST

### **Definition**

#define XPM\_RESET\_REASON\_SLR\_SRST(10U)

### Description

# Define XPM\_RESET\_REASON\_INVALID

### **Definition**

#define XPM\_RESET\_REASON\_INVALID(0xFFU)



# Define XPM\_PROBE\_COUNTER\_TYPE\_LAR\_LSR

#### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_LAR\_LSR(OU)

### Description

# Define XPM\_PROBE\_COUNTER\_TYPE\_MAIN\_CTL

### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_MAIN\_CTL(1U)

## Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_CFG\_CTL**

#### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_CFG\_CTL(2U)

### Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_STATE\_PERIOD**

#### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_STATE\_PERIOD(3U)

### Description

# Define XPM\_PROBE\_COUNTER\_TYPE\_PORT\_SEL

### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_PORT\_SEL(4U)



# Define XPM\_PROBE\_COUNTER\_TYPE\_SRC

#### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_SRC(5U)

### Description

# **Define XPM\_PROBE\_COUNTER\_TYPE\_VAL**

### **Definition**

#define XPM\_PROBE\_COUNTER\_TYPE\_VAL(6U)

### Description

# **Define XST\_API\_BASE\_VERSION**

#### **Definition**

#define XST\_API\_BASE\_VERSION(1U)

### Description

# **Define XST\_API\_QUERY\_DATA\_VERSION**

### **Definition**

#define XST\_API\_QUERY\_DATA\_VERSION(2U)

### Description

# **Define PM\_GET\_API\_VERSION**

### **Definition**

#define PM\_GET\_API\_VERSION1U



# **Define PM\_SET\_CONFIGURATION**

#### **Definition**

#define PM\_SET\_CONFIGURATION2U

## Description

# **Define PM\_GET\_NODE\_STATUS**

### **Definition**

#define PM\_GET\_NODE\_STATUS3U

## Description

# **Define PM\_GET\_OP\_CHARACTERISTIC**

#### **Definition**

#define PM\_GET\_OP\_CHARACTERISTIC4U

### Description

# **Define PM\_REGISTER\_NOTIFIER**

### **Definition**

#define PM\_REGISTER\_NOTIFIER5U

### Description

# **Define PM\_REQUEST\_SUSPEND**

### **Definition**

#define PM\_REQUEST\_SUSPEND6U



# **Define PM\_SELF\_SUSPEND**

#### Definition

#define PM\_SELF\_SUSPEND7U

### Description

# Define PM\_FORCE\_POWERDOWN

### **Definition**

#define PM\_FORCE\_POWERDOWN8U

# Description

# **Define PM\_ABORT\_SUSPEND**

#### **Definition**

#define PM\_ABORT\_SUSPEND9U

### Description

# **Define PM\_REQUEST\_WAKEUP**

### **Definition**

#define PM\_REQUEST\_WAKEUP10U

### Description

# **Define PM\_SET\_WAKEUP\_SOURCE**

### **Definition**

#define PM\_SET\_WAKEUP\_SOURCE11U



# **Define PM\_SYSTEM\_SHUTDOWN**

#### Definition

#define PM\_SYSTEM\_SHUTDOWN12U

### Description

# **Define PM\_REQUEST\_NODE**

### **Definition**

#define PM\_REQUEST\_NODE13U

## Description

# **Define PM\_RELEASE\_NODE**

#### **Definition**

#define PM\_RELEASE\_NODE14U

### Description

# **Define PM\_SET\_REQUIREMENT**

### **Definition**

#define PM\_SET\_REQUIREMENT15U

### Description

# **Define PM\_SET\_MAX\_LATENCY**

### **Definition**

#define PM\_SET\_MAX\_LATENCY16U



# **Define PM\_RESET\_ASSERT**

#### Definition

#define PM\_RESET\_ASSERT17U

## **Description**

# **Define PM\_RESET\_GET\_STATUS**

### **Definition**

#define PM\_RESET\_GET\_STATUS18U

# **Description**

# **Define PM\_MMIO\_WRITE**

#### **Definition**

#define PM\_MMIO\_WRITE19U

### Description

# **Define PM\_MMIO\_READ**

### **Definition**

#define PM\_MMIO\_READ20U

### Description

# **Define PM\_INIT\_FINALIZE**

### **Definition**

#define PM\_INIT\_FINALIZE21U



# **Define PM\_FPGA\_LOAD**

#### Definition

#define PM\_FPGA\_LOAD22U

## **Description**

# **Define PM\_FPGA\_GET\_STATUS**

### **Definition**

#define PM\_FPGA\_GET\_STATUS23U

# Description

# **Define PM\_GET\_CHIPID**

#### **Definition**

#define PM\_GET\_CHIPID24U

### Description

# **Define PM\_SECURE\_RSA\_AES**

### **Definition**

#define PM\_SECURE\_RSA\_AES25U

### Description

# **Define PM\_SECURE\_SHA**

### **Definition**

#define PM\_SECURE\_SHA26U



# **Define PM\_SECURE\_RSA**

#### Definition

#define PM\_SECURE\_RSA27U

## Description

# **Define PM\_PINCTRL\_REQUEST**

### **Definition**

#define PM\_PINCTRL\_REQUEST28U

## Description

# **Define PM\_PINCTRL\_RELEASE**

#### **Definition**

#define PM\_PINCTRL\_RELEASE29U

### Description

# **Define PM\_PINCTRL\_GET\_FUNCTION**

### **Definition**

#define PM\_PINCTRL\_GET\_FUNCTION30U

### Description

# **Define PM\_PINCTRL\_SET\_FUNCTION**

### **Definition**

#define PM\_PINCTRL\_SET\_FUNCTION31U



# **Define PM\_PINCTRL\_CONFIG\_PARAM\_GET**

#### Definition

#define PM\_PINCTRL\_CONFIG\_PARAM\_GET32U

### Description

# Define PM\_PINCTRL\_CONFIG\_PARAM\_SET

### **Definition**

#define PM\_PINCTRL\_CONFIG\_PARAM\_SET33U

## Description

# **Define PM\_IOCTL**

#### **Definition**

#define PM\_IOCTL34U

### Description

# **Define PM\_QUERY\_DATA**

### **Definition**

#define PM\_QUERY\_DATA35U

### Description

# **Define PM\_CLOCK\_ENABLE**

### **Definition**

#define PM\_CLOCK\_ENABLE36U



# **Define PM\_CLOCK\_DISABLE**

#### **Definition**

#define PM\_CLOCK\_DISABLE37U

## Description

# **Define PM\_CLOCK\_GETSTATE**

### **Definition**

#define PM\_CLOCK\_GETSTATE38U

# **Description**

# **Define PM\_CLOCK\_SETDIVIDER**

#### **Definition**

#define PM\_CLOCK\_SETDIVIDER39U

### Description

# **Define PM\_CLOCK\_GETDIVIDER**

### **Definition**

#define PM\_CLOCK\_GETDIVIDER40U

### **Description**

# **Define PM\_CLOCK\_SETRATE**

### **Definition**

#define PM\_CLOCK\_SETRATE41U



# **Define PM\_CLOCK\_GETRATE**

#### **Definition**

#define PM\_CLOCK\_GETRATE42U

## **Description**

# **Define PM\_CLOCK\_SETPARENT**

### **Definition**

#define PM\_CLOCK\_SETPARENT43U

## **Description**

# **Define PM\_CLOCK\_GETPARENT**

#### **Definition**

#define PM\_CLOCK\_GETPARENT44U

### Description

# **Define PM\_SECURE\_IMAGE**

### **Definition**

#define PM\_SECURE\_IMAGE45U

### Description

# **Define PM\_FPGA\_READ**

### **Definition**

#define PM\_FPGA\_READ46U



# **Define PM\_PLL\_SET\_PARAMETER**

#### Definition

#define PM\_PLL\_SET\_PARAMETER48U

## Description

# **Define PM\_PLL\_GET\_PARAMETER**

### **Definition**

#define PM\_PLL\_GET\_PARAMETER49U

# Description

# **Define PM\_PLL\_SET\_MODE**

#### **Definition**

#define PM\_PLL\_SET\_MODE50U

### Description

# **Define PM\_PLL\_GET\_MODE**

### **Definition**

#define PM\_PLL\_GET\_MODE51U

### **Description**

# **Define PM\_REGISTER\_ACCESS**

### **Definition**

#define PM\_REGISTER\_ACCESS52U



# **Define PM\_EFUSE\_ACCESS**

#### Definition

#define PM\_EFUSE\_ACCESS53U

### Description

# **Define PM\_ADD\_SUBSYSTEM**

### **Definition**

#define PM\_ADD\_SUBSYSTEM54U

# Description

# **Define PM\_DESTROY\_SUBSYSTEM**

#### **Definition**

#define PM\_DESTROY\_SUBSYSTEM55U

### Description

# **Define PM\_DESCRIBE\_NODES**

### **Definition**

#define PM\_DESCRIBE\_NODES56U

### **Description**

# **Define PM\_ADD\_NODE**

### **Definition**

#define PM\_ADD\_NODE57U



# **Define PM\_ADD\_NODE\_PARENT**

#### Definition

#define PM\_ADD\_NODE\_PARENT58U

### Description

# **Define PM\_ADD\_NODE\_NAME**

### **Definition**

#define PM\_ADD\_NODE\_NAME59U

# Description

# **Define PM\_ADD\_REQUIREMENT**

#### **Definition**

#define PM\_ADD\_REQUIREMENT60U

### Description

# **Define PM\_SET\_CURRENT\_SUBSYSTEM**

### **Definition**

#define PM\_SET\_CURRENT\_SUBSYSTEM61U

### **Description**

# **Define PM\_INIT\_NODE**

### **Definition**

#define PM\_INIT\_NODE62U



# **Define PM\_FEATURE\_CHECK**

#### **Definition**

#define PM\_FEATURE\_CHECK63U

### **Description**

# **Define PM\_ISO\_CONTROL**

### **Definition**

#define PM\_ISO\_CONTROL64U

## Description

# **Define PM\_ACTIVATE\_SUBSYSTEM**

### **Definition**

#define PM\_ACTIVATE\_SUBSYSTEM65U

### Description

# **Define PM\_API\_MIN**

### **Definition**

#define PM\_API\_MINPM\_GET\_API\_VERSION

### Description

# **Define PM\_API\_MAX**

### **Definition**

#define PM\_API\_MAXPM\_ISO\_CONTROL



# **Define PACK\_PAYLOAD**

#### Definition

```
#define PACK_PAYLOADPayload[0] = (u32)Arg0;
    Payload[1] = (u32)Arg1;
    Payload[2] = (u32)Arg2;
    Payload[3] = (u32)Arg3;
    Payload[4] = (u32)Arg4;
    Payload[5] = (u32)Arg5;
    XPm_Dbg("%s(%x, %x, %x, %x, %x)\r\n", __func__, Arg1, Arg2, Arg3, Arg4, Arg5);
```

# Description

# **Define LIBPM\_MODULE\_ID**

### **Definition**

```
#define LIBPM_MODULE_ID(0x02UL)
```

### Description

# **Define HEADER**

### **Definition**

```
#define HEADER((len << 16U) | (LIBPM_MODULE_ID << 8U) | ((u32)ApiId))</pre>
```

### Description

# **Define PACK\_PAYLOAD0**

#### Definition

```
#define PACK_PAYLOADOPACK_PAYLOAD(Payload, HEADER(OUL, Apild), 0, 0, 0,
0)
```



# **Define PACK\_PAYLOAD1**

### Definition

#define PACK\_PAYLOAD1PACK\_PAYLOAD(Payload, HEADER(1UL, ApiId), Arg1, 0, 0,
0, 0)

### Description

# **Define PACK\_PAYLOAD2**

### **Definition**

#define PACK\_PAYLOAD2PACK\_PAYLOAD(Payload, HEADER(2UL, Apild), Arg1, Arg2,
0, 0, 0)

## **Description**

# **Define PACK\_PAYLOAD3**

#### **Definition**

# **Description**

# **Define PACK\_PAYLOAD4**

#### **Definition**



# **Define PACK\_PAYLOAD5**

### Definition

#define PACK\_PAYLOAD5PACK\_PAYLOAD(Payload, HEADER(5UL, ApiId), Arg1, Arg2,
Arg3, Arg4, Arg5)

### Description

# **Power Nodes**

# **Definitions**

**Define PM\_POWER\_PMC** 

### **Definition**

#define PM\_POWER\_PMC(0x4208001U)

# Description

**Define PM\_POWER\_LPD** 

### **Definition**

#define PM\_POWER\_LPD(0x4210002U)

### Description

Define PM\_POWER\_FPD

### **Definition**

#define PM\_POWER\_FPD(0x420c003U)

## Description

**Define PM\_POWER\_NOC** 

### Definition

#define PM\_POWER\_NOC(0x4214004U)



## **Define PM\_POWER\_ME**

### **Definition**

#define PM\_POWER\_ME(0x421c005U)

## **Description**

**Define PM\_POWER\_PLD** 

### **Definition**

#define PM\_POWER\_PLD(0x4220006U)

## **Description**

**Define PM\_POWER\_CPM** 

### **Definition**

#define PM\_POWER\_CPM(0x4218007U)

# **Description**

Define PM\_POWER\_PL\_SYSMON

#### **Definition**

#define PM\_POWER\_PL\_SYSMON(0x4208008U)

### Description

**Define PM\_POWER\_RPU0\_0** 

### **Definition**

#define PM\_POWER\_RPU0\_0(0x4104009U)



## **Define PM\_POWER\_GEM0**

### **Definition**

#define PM\_POWER\_GEM0(0x410400aU)

## **Description**

**Define PM\_POWER\_GEM1** 

### **Definition**

#define PM\_POWER\_GEM1(0x410400bU)

## **Description**

**Define PM\_POWER\_OCM\_0** 

### **Definition**

#define PM\_POWER\_OCM\_0(0x410400cU)

# **Description**

**Define PM\_POWER\_OCM\_1** 

#### **Definition**

#define PM\_POWER\_OCM\_1(0x410400dU)

### Description

**Define PM\_POWER\_OCM\_2** 

### **Definition**

#define PM\_POWER\_OCM\_2(0x410400eU)



## Define PM\_POWER\_OCM\_3

### **Definition**

#define PM\_POWER\_OCM\_3(0x410400fU)

## **Description**

**Define PM\_POWER\_TCM\_0\_A** 

### **Definition**

#define PM\_POWER\_TCM\_0\_A(0x4104010U)

## **Description**

**Define PM\_POWER\_TCM\_0\_B** 

### **Definition**

#define PM\_POWER\_TCM\_0\_B(0x4104011U)

# **Description**

Define PM\_POWER\_TCM\_1\_A

#### **Definition**

#define PM\_POWER\_TCM\_1\_A(0x4104012U)

### Description

**Define PM\_POWER\_TCM\_1\_B** 

### **Definition**

#define PM\_POWER\_TCM\_1\_B(0x4104013U)



## Define PM\_POWER\_ACPU\_0

### **Definition**

#define PM\_POWER\_ACPU\_0(0x4104014U)

## **Description**

**Define PM\_POWER\_ACPU\_1** 

### **Definition**

#define PM\_POWER\_ACPU\_1(0x4104015U)

## **Description**

Define PM\_POWER\_L2\_BANK\_0

### **Definition**

#define PM\_POWER\_L2\_BANK\_0(0x4104016U)

# **Description**

# **Clock nodes**

# **Definitions**

Define PM\_CLK\_PMC\_PLL

### **Definition**

#define PM\_CLK\_PMC\_PLL(0x8104001U)



# Define PM\_CLK\_APU\_PLL

### **Definition**

#define PM\_CLK\_APU\_PLL(0x8104002U)

## **Description**

# Define PM\_CLK\_RPU\_PLL

### **Definition**

#define PM\_CLK\_RPU\_PLL(0x8104003U)

# **Description**

# Define PM\_CLK\_CPM\_PLL

### **Definition**

#define PM\_CLK\_CPM\_PLL(0x8104004U)

## **Description**

# Define PM\_CLK\_NOC\_PLL

### **Definition**

#define PM\_CLK\_NOC\_PLL(0x8104005U)

### Description

# Define PM\_CLK\_PMC\_PRESRC

#### **Definition**

#define PM\_CLK\_PMC\_PRESRC(0x8208007U)



# Define PM\_CLK\_PMC\_POSTCLK

### **Definition**

#define PM\_CLK\_PMC\_POSTCLK(0x8208008U)

## Description

# Define PM\_CLK\_PMC\_PLL\_OUT

### **Definition**

#define PM\_CLK\_PMC\_PLL\_OUT(0x8208009U)

# Description

# Define PM\_CLK\_PPLL

### **Definition**

#define PM\_CLK\_PPLL(0x820800aU)

### **Description**

# Define PM\_CLK\_NOC\_PRESRC

### Definition

#define PM\_CLK\_NOC\_PRESRC(0x820800bU)

### Description

# Define PM\_CLK\_NOC\_POSTCLK

#### Definition

#define PM\_CLK\_NOC\_POSTCLK(0x820800cU)



# Define PM\_CLK\_NOC\_PLL\_OUT

### **Definition**

#define PM\_CLK\_NOC\_PLL\_OUT(0x820800dU)

## **Description**

# Define PM\_CLK\_NPLL

### **Definition**

#define PM\_CLK\_NPLL(0x820800eU)

## Description

# Define PM\_CLK\_APU\_PRESRC

### **Definition**

#define PM\_CLK\_APU\_PRESRC(0x820800fU)

### Description

# Define PM\_CLK\_APU\_POSTCLK

### **Definition**

#define PM\_CLK\_APU\_POSTCLK(0x8208010U)

### Description

# Define PM\_CLK\_APU\_PLL\_OUT

#### **Definition**

#define PM\_CLK\_APU\_PLL\_OUT(0x8208011U)



# Define PM\_CLK\_APLL

### **Definition**

#define PM\_CLK\_APLL(0x8208012U)

## **Description**

# Define PM\_CLK\_RPU\_PRESRC

### **Definition**

#define PM\_CLK\_RPU\_PRESRC(0x8208013U)

## Description

# Define PM\_CLK\_RPU\_POSTCLK

### **Definition**

#define PM\_CLK\_RPU\_POSTCLK(0x8208014U)

## **Description**

# Define PM\_CLK\_RPU\_PLL\_OUT

### **Definition**

#define PM\_CLK\_RPU\_PLL\_OUT(0x8208015U)

### Description

# Define PM\_CLK\_RPLL

#### **Definition**

#define PM\_CLK\_RPLL(0x8208016U)



# Define PM\_CLK\_CPM\_PRESRC

### **Definition**

#define PM\_CLK\_CPM\_PRESRC(0x8208017U)

## **Description**

# Define PM\_CLK\_CPM\_POSTCLK

### **Definition**

#define PM\_CLK\_CPM\_POSTCLK(0x8208018U)

# Description

# Define PM\_CLK\_CPM\_PLL\_OUT

### **Definition**

#define PM\_CLK\_CPM\_PLL\_OUT(0x8208019U)

### Description

# Define PM\_CLK\_CPLL

### **Definition**

#define PM\_CLK\_CPLL(0x820801aU)

### Description

# Define PM\_CLK\_PPLL\_TO\_XPD

#### **Definition**

#define PM\_CLK\_PPLL\_TO\_XPD(0x820801bU)



# Define PM\_CLK\_NPLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_NPLL\_TO\_XPD(0x820801cU)

## Description

# Define PM\_CLK\_APLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_APLL\_TO\_XPD(0x820801dU)

# **Description**

# Define PM\_CLK\_RPLL\_TO\_XPD

### **Definition**

#define PM\_CLK\_RPLL\_TO\_XPD(0x820801eU)

## Description

# Define PM\_CLK\_EFUSE\_REF

### **Definition**

#define PM\_CLK\_EFUSE\_REF(0x820801fU)

### Description

# Define PM\_CLK\_SYSMON\_REF

#### **Definition**

#define PM\_CLK\_SYSMON\_REF(0x8208020U)



# Define PM\_CLK\_IRO\_SUSPEND\_REF

### **Definition**

#define PM\_CLK\_IRO\_SUSPEND\_REF(0x8208021U)

## **Description**

# Define PM\_CLK\_USB\_SUSPEND

### **Definition**

#define PM\_CLK\_USB\_SUSPEND(0x8208022U)

# **Description**

# Define PM\_CLK\_SWITCH\_TIMEOUT

### **Definition**

#define PM\_CLK\_SWITCH\_TIMEOUT(0x8208023U)

## **Description**

# Define PM\_CLK\_RCLK\_PMC

### **Definition**

#define PM\_CLK\_RCLK\_PMC(0x8208024U)

### Description

# Define PM\_CLK\_RCLK\_LPD

#### **Definition**

#define PM\_CLK\_RCLK\_LPD(0x8208025U)



# Define PM\_CLK\_WDT

#### **Definition**

#define PM\_CLK\_WDT(0x8208026U)

### **Description**

# Define PM\_CLK\_TTC0

#### **Definition**

#define PM\_CLK\_TTC0(0x8208027U)

### Description

## Define PM\_CLK\_TTC1

#### **Definition**

#define PM\_CLK\_TTC1(0x8208028U)

### Description

## Define PM\_CLK\_TTC2

#### **Definition**

#define PM\_CLK\_TTC2(0x8208029U)

### Description

# Define PM\_CLK\_TTC3

#### **Definition**

#define PM\_CLK\_TTC3(0x820802aU)



## Define PM\_CLK\_GEM\_TSU

#### **Definition**

#define PM\_CLK\_GEM\_TSU(0x820802bU)

### Description

# Define PM\_CLK\_GEM\_TSU\_LB

#### **Definition**

#define PM\_CLK\_GEM\_TSU\_LB(0x820802cU)

### **Description**

## Define PM\_CLK\_MUXED\_IRO\_DIV2

#### **Definition**

#define PM\_CLK\_MUXED\_IRO\_DIV2(0x820802dU)

### Description

# Define PM\_CLK\_MUXED\_IRO\_DIV4

#### Definition

#define PM\_CLK\_MUXED\_IRO\_DIV4(0x820802eU)

#### Description

## Define PM\_CLK\_PSM\_REF

#### **Definition**

#define PM\_CLK\_PSM\_REF(0x820802fU)



## Define PM\_CLK\_GEMO\_RX

#### **Definition**

#define PM\_CLK\_GEM0\_RX(0x8208030U)

### **Description**

# Define PM\_CLK\_GEM0\_TX

#### **Definition**

#define PM\_CLK\_GEM0\_TX(0x8208031U)

### **Description**

## Define PM\_CLK\_GEM1\_RX

#### **Definition**

#define PM\_CLK\_GEM1\_RX(0x8208032U)

### **Description**

# Define PM\_CLK\_GEM1\_TX

#### **Definition**

#define PM\_CLK\_GEM1\_TX(0x8208033U)

#### Description

## Define PM\_CLK\_CPM\_CORE\_REF

#### **Definition**

#define PM\_CLK\_CPM\_CORE\_REF(0x8208034U)



## Define PM\_CLK\_CPM\_LSBUS\_REF

#### **Definition**

#define PM\_CLK\_CPM\_LSBUS\_REF(0x8208035U)

### Description

# Define PM\_CLK\_CPM\_DBG\_REF

#### **Definition**

#define PM\_CLK\_CPM\_DBG\_REF(0x8208036U)

### Description

## Define PM\_CLK\_CPM\_AUX0\_REF

#### **Definition**

#define PM\_CLK\_CPM\_AUX0\_REF(0x8208037U)

#### Description

# Define PM\_CLK\_CPM\_AUX1\_REF

#### **Definition**

#define PM\_CLK\_CPM\_AUX1\_REF(0x8208038U)

#### Description

## Define PM\_CLK\_QSPI\_REF

#### Definition

#define PM\_CLK\_QSPI\_REF(0x8208039U)



## Define PM\_CLK\_OSPI\_REF

#### **Definition**

#define PM\_CLK\_OSPI\_REF(0x820803aU)

### Description

# Define PM\_CLK\_SDIO0\_REF

#### **Definition**

#define PM\_CLK\_SDIOO\_REF(0x820803bU)

### Description

## Define PM\_CLK\_SDIO1\_REF

#### **Definition**

#define PM\_CLK\_SDIO1\_REF(0x820803cU)

### **Description**

## Define PM\_CLK\_PMC\_LSBUS\_REF

#### **Definition**

#define PM\_CLK\_PMC\_LSBUS\_REF(0x820803dU)

#### Description

## Define PM\_CLK\_I2C\_REF

#### **Definition**

#define PM\_CLK\_I2C\_REF(0x820803eU)



## Define PM\_CLK\_TEST\_PATTERN\_REF

#### **Definition**

#define PM\_CLK\_TEST\_PATTERN\_REF(0x820803fU)

### Description

# Define PM\_CLK\_DFT\_OSC\_REF

#### **Definition**

#define PM\_CLK\_DFT\_OSC\_REF(0x8208040U)

### Description

## Define PM\_CLK\_PMC\_PLO\_REF

#### Definition

#define PM\_CLK\_PMC\_PL0\_REF(0x8208041U)

### Description

# Define PM\_CLK\_PMC\_PL1\_REF

#### **Definition**

#define PM\_CLK\_PMC\_PL1\_REF(0x8208042U)

#### Description

## Define PM\_CLK\_PMC\_PL2\_REF

#### **Definition**

#define PM\_CLK\_PMC\_PL2\_REF(0x8208043U)



# Define PM\_CLK\_PMC\_PL3\_REF

#### **Definition**

#define PM\_CLK\_PMC\_PL3\_REF(0x8208044U)

### Description

# Define PM\_CLK\_CFU\_REF

#### **Definition**

#define PM\_CLK\_CFU\_REF(0x8208045U)

### Description

## Define PM\_CLK\_SPARE\_REF

#### **Definition**

#define PM\_CLK\_SPARE\_REF(0x8208046U)

### Description

# Define PM\_CLK\_NPI\_REF

#### **Definition**

#define PM\_CLK\_NPI\_REF(0x8208047U)

#### Description

## Define PM\_CLK\_HSMO\_REF

#### **Definition**

#define PM\_CLK\_HSM0\_REF(0x8208048U)



## Define PM\_CLK\_HSM1\_REF

#### **Definition**

#define PM\_CLK\_HSM1\_REF(0x8208049U)

### Description

# Define PM\_CLK\_SD\_DLL\_REF

#### **Definition**

#define PM\_CLK\_SD\_DLL\_REF(0x820804aU)

### Description

## Define PM\_CLK\_FPD\_TOP\_SWITCH

#### **Definition**

#define PM\_CLK\_FPD\_TOP\_SWITCH(0x820804bU)

### **Description**

# Define PM\_CLK\_FPD\_LSBUS

#### **Definition**

#define PM\_CLK\_FPD\_LSBUS(0x820804cU)

#### Description

## Define PM\_CLK\_ACPU

#### **Definition**

#define PM\_CLK\_ACPU(0x820804dU)



## Define PM\_CLK\_DBG\_TRACE

#### **Definition**

#define PM\_CLK\_DBG\_TRACE(0x820804eU)

### Description

# Define PM\_CLK\_DBG\_FPD

#### **Definition**

#define PM\_CLK\_DBG\_FPD(0x820804fU)

### Description

## Define PM\_CLK\_LPD\_TOP\_SWITCH

#### **Definition**

#define PM\_CLK\_LPD\_TOP\_SWITCH(0x8208050U)

### Description

# Define PM\_CLK\_ADMA

#### **Definition**

#define PM\_CLK\_ADMA(0x8208051U)

#### Description

## Define PM\_CLK\_LPD\_LSBUS

#### **Definition**

#define PM\_CLK\_LPD\_LSBUS(0x8208052U)



# Define PM\_CLK\_CPU\_R5

#### **Definition**

#define PM\_CLK\_CPU\_R5(0x8208053U)

### Description

# Define PM\_CLK\_CPU\_R5\_CORE

#### **Definition**

#define PM\_CLK\_CPU\_R5\_CORE(0x8208054U)

### **Description**

## Define PM\_CLK\_CPU\_R5\_OCM

#### **Definition**

#define PM\_CLK\_CPU\_R5\_OCM(0x8208055U)

### **Description**

# Define PM\_CLK\_CPU\_R5\_OCM2

#### **Definition**

#define PM\_CLK\_CPU\_R5\_OCM2(0x8208056U)

#### Description

## Define PM\_CLK\_IOU\_SWITCH

#### **Definition**

#define PM\_CLK\_IOU\_SWITCH(0x8208057U)



## Define PM\_CLK\_GEMO\_REF

#### **Definition**

#define PM\_CLK\_GEM0\_REF(0x8208058U)

### **Description**

# Define PM\_CLK\_GEM1\_REF

#### **Definition**

#define PM\_CLK\_GEM1\_REF(0x8208059U)

### Description

## Define PM\_CLK\_GEM\_TSU\_REF

#### **Definition**

#define PM\_CLK\_GEM\_TSU\_REF(0x820805aU)

#### Description

# Define PM\_CLK\_USB0\_BUS\_REF

#### **Definition**

#define PM\_CLK\_USB0\_BUS\_REF(0x820805bU)

#### Description

## Define PM\_CLK\_UARTO\_REF

#### **Definition**

#define PM\_CLK\_UARTO\_REF(0x820805cU)



# Define PM\_CLK\_UART1\_REF

#### **Definition**

#define PM\_CLK\_UART1\_REF(0x820805dU)

### **Description**

# Define PM\_CLK\_SPIO\_REF

#### **Definition**

#define PM\_CLK\_SPIO\_REF(0x820805eU)

### Description

## Define PM\_CLK\_SPI1\_REF

#### **Definition**

#define PM\_CLK\_SPI1\_REF(0x820805fU)

### **Description**

# Define PM\_CLK\_CANO\_REF

#### **Definition**

#define PM\_CLK\_CANO\_REF(0x8208060U)

#### Description

## Define PM\_CLK\_CAN1\_REF

#### **Definition**

#define PM\_CLK\_CAN1\_REF(0x8208061U)



## Define PM\_CLK\_I2CO\_REF

#### **Definition**

#define PM\_CLK\_I2CO\_REF(0x8208062U)

### **Description**

# Define PM\_CLK\_I2C1\_REF

#### **Definition**

#define PM\_CLK\_I2C1\_REF(0x8208063U)

### Description

## Define PM\_CLK\_DBG\_LPD

#### **Definition**

#define PM\_CLK\_DBG\_LPD(0x8208064U)

### Description

# Define PM\_CLK\_TIMESTAMP\_REF

#### **Definition**

#define PM\_CLK\_TIMESTAMP\_REF(0x8208065U)

#### Description

# Define PM\_CLK\_DBG\_TSTMP

#### **Definition**

#define PM\_CLK\_DBG\_TSTMP(0x8208066U)



## Define PM\_CLK\_CPM\_TOPSW\_REF

#### **Definition**

#define PM\_CLK\_CPM\_TOPSW\_REF(0x8208067U)

### **Description**

# Define PM\_CLK\_USB3\_DUAL\_REF

#### **Definition**

#define PM\_CLK\_USB3\_DUAL\_REF(0x8208068U)

### Description

## Define PM\_CLK\_REF\_CLK

#### **Definition**

#define PM\_CLK\_REF\_CLK(0x830c06aU)

#### Description

## Define PM\_CLK\_PL\_ALT\_REF\_CLK

#### Definition

#define PM\_CLK\_PL\_ALT\_REF\_CLK(0x830c06bU)

#### Description

## Define PM\_CLK\_MUXED\_IRO

#### **Definition**

#define PM\_CLK\_MUXED\_IRO(0x830c06cU)



# Define PM\_CLK\_PL\_EXT

#### **Definition**

#define PM\_CLK\_PL\_EXT(0x830c06dU)

### **Description**

# Define PM\_CLK\_PL\_LB

#### **Definition**

#define PM\_CLK\_PL\_LB(0x830c06eU)

### Description

## Define PM\_CLK\_MIO\_50\_OR\_51

#### **Definition**

#define PM\_CLK\_MIO\_50\_OR\_51(0x830c06fU)

### **Description**

# Define PM\_CLK\_MIO\_24\_OR\_25

#### **Definition**

#define PM\_CLK\_MIO\_24\_OR\_25(0x830c070U)

#### Description

## Define PM\_CLK\_EMIO

#### **Definition**

#define PM\_CLK\_EMIO(0x830c071U)



# Define PM\_CLK\_MIO

#### **Definition**

#define PM\_CLK\_MIO(0x830c072U)

### **Description**

# Define PM\_CLK\_PL\_PMC\_ALT\_REF\_CLK

#### **Definition**

#define PM\_CLK\_PL\_PMC\_ALT\_REF\_CLK(0x830c076U)

### Description

## Define PM\_CLK\_PL\_LPD\_ALT\_REF\_CLK

#### **Definition**

#define PM\_CLK\_PL\_LPD\_ALT\_REF\_CLK(0x830c077U)

### **Description**

# Define PM\_CLK\_PL\_FPD\_ALT\_REF\_CLK

#### **Definition**

#define PM\_CLK\_PL\_FPD\_ALT\_REF\_CLK(0x830c078U)



# **MIO** nodes

### **Definitions**

Define PM\_STMIC\_LMIO\_0

**Definition** 

#define PM\_STMIC\_LMIO\_0(0x14104001U)

**Description** 

Define PM\_STMIC\_LMIO\_1

**Definition** 

#define PM\_STMIC\_LMIO\_1(0x14104002U)

Description

Define PM\_STMIC\_LMIO\_2

**Definition** 

#define PM\_STMIC\_LMIO\_2(0x14104003U)

**Description** 

Define PM\_STMIC\_LMIO\_3

**Definition** 

#define PM\_STMIC\_LMIO\_3(0x14104004U)



# Define PM\_STMIC\_LMIO\_4

#### **Definition**

#define PM\_STMIC\_LMIO\_4(0x14104005U)

### **Description**

# Define PM\_STMIC\_LMIO\_5

#### **Definition**

#define PM\_STMIC\_LMIO\_5(0x14104006U)

### Description

## Define PM\_STMIC\_LMIO\_6

#### **Definition**

#define PM\_STMIC\_LMIO\_6(0x14104007U)

#### Description

# Define PM\_STMIC\_LMIO\_7

#### **Definition**

#define PM\_STMIC\_LMIO\_7(0x14104008U)

#### Description

## Define PM\_STMIC\_LMIO\_8

#### **Definition**

#define PM\_STMIC\_LMIO\_8(0x14104009U)



# Define PM\_STMIC\_LMIO\_9

#### **Definition**

#define PM\_STMIC\_LMIO\_9(0x1410400aU)

### **Description**

# Define PM\_STMIC\_LMIO\_10

#### **Definition**

#define PM\_STMIC\_LMIO\_10(0x1410400bU)

### Description

## Define PM\_STMIC\_LMIO\_11

#### **Definition**

#define PM\_STMIC\_LMIO\_11(0x1410400cU)

### **Description**

# Define PM\_STMIC\_LMIO\_12

#### Definition

#define PM\_STMIC\_LMIO\_12(0x1410400dU)

#### Description

## Define PM\_STMIC\_LMIO\_13

#### **Definition**

#define PM\_STMIC\_LMIO\_13(0x1410400eU)



# Define PM\_STMIC\_LMIO\_14

#### **Definition**

#define PM\_STMIC\_LMIO\_14(0x1410400fU)

### **Description**

# Define PM\_STMIC\_LMIO\_15

#### **Definition**

#define PM\_STMIC\_LMIO\_15(0x14104010U)

### Description

## Define PM\_STMIC\_LMIO\_16

#### **Definition**

#define PM\_STMIC\_LMIO\_16(0x14104011U)

### Description

# Define PM\_STMIC\_LMIO\_17

#### **Definition**

#define PM\_STMIC\_LMIO\_17(0x14104012U)

#### Description

## Define PM\_STMIC\_LMIO\_18

#### **Definition**

#define PM\_STMIC\_LMIO\_18(0x14104013U)



# Define PM\_STMIC\_LMIO\_19

#### **Definition**

#define PM\_STMIC\_LMIO\_19(0x14104014U)

### **Description**

# Define PM\_STMIC\_LMIO\_20

#### **Definition**

#define PM\_STMIC\_LMIO\_20(0x14104015U)

### Description

## Define PM\_STMIC\_LMIO\_21

### **Definition**

#define PM\_STMIC\_LMIO\_21(0x14104016U)

### Description

## Define PM\_STMIC\_LMIO\_22

#### **Definition**

#define PM\_STMIC\_LMIO\_22(0x14104017U)

#### Description

## Define PM\_STMIC\_LMIO\_23

#### **Definition**

#define PM\_STMIC\_LMIO\_23(0x14104018U)



# Define PM\_STMIC\_LMIO\_24

#### **Definition**

#define PM\_STMIC\_LMIO\_24(0x14104019U)

### **Description**

# Define PM\_STMIC\_LMIO\_25

#### **Definition**

#define PM\_STMIC\_LMIO\_25(0x1410401aU)

### Description

## Define PM\_STMIC\_PMIO\_0

#### **Definition**

#define PM\_STMIC\_PMIO\_0(0x1410801bU)

#### Description

# Define PM\_STMIC\_PMIO\_1

#### **Definition**

#define PM\_STMIC\_PMIO\_1(0x1410801cU)

#### Description

## Define PM\_STMIC\_PMIO\_2

#### **Definition**

#define PM\_STMIC\_PMIO\_2(0x1410801dU)



# Define PM\_STMIC\_PMIO\_3

#### **Definition**

#define PM\_STMIC\_PMIO\_3(0x1410801eU)

### Description

# Define PM\_STMIC\_PMIO\_4

#### **Definition**

#define PM\_STMIC\_PMIO\_4(0x1410801fU)

### Description

## Define PM\_STMIC\_PMIO\_5

#### **Definition**

#define PM\_STMIC\_PMIO\_5(0x14108020U)

### Description

## Define PM\_STMIC\_PMIO\_6

#### **Definition**

#define PM\_STMIC\_PMIO\_6(0x14108021U)

#### Description

## Define PM\_STMIC\_PMIO\_7

#### **Definition**

#define PM\_STMIC\_PMIO\_7(0x14108022U)



# Define PM\_STMIC\_PMIO\_8

#### **Definition**

#define PM\_STMIC\_PMIO\_8(0x14108023U)

### Description

# Define PM\_STMIC\_PMIO\_9

#### **Definition**

#define PM\_STMIC\_PMIO\_9(0x14108024U)

### Description

## Define PM\_STMIC\_PMIO\_10

#### **Definition**

#define PM\_STMIC\_PMIO\_10(0x14108025U)

### **Description**

## Define PM\_STMIC\_PMIO\_11

#### **Definition**

#define PM\_STMIC\_PMIO\_11(0x14108026U)

#### Description

## Define PM\_STMIC\_PMIO\_12

#### **Definition**

#define PM\_STMIC\_PMIO\_12(0x14108027U)



## Define PM\_STMIC\_PMIO\_13

#### **Definition**

#define PM\_STMIC\_PMIO\_13(0x14108028U)

### **Description**

# Define PM\_STMIC\_PMIO\_14

#### **Definition**

#define PM\_STMIC\_PMIO\_14(0x14108029U)

### Description

## Define PM\_STMIC\_PMIO\_15

#### **Definition**

#define PM\_STMIC\_PMIO\_15(0x1410802aU)

### **Description**

# Define PM\_STMIC\_PMIO\_16

#### **Definition**

#define PM\_STMIC\_PMIO\_16(0x1410802bU)

#### Description

## Define PM\_STMIC\_PMIO\_17

#### **Definition**

#define PM\_STMIC\_PMIO\_17(0x1410802cU)



## Define PM\_STMIC\_PMIO\_18

#### **Definition**

#define PM\_STMIC\_PMIO\_18(0x1410802dU)

### **Description**

# Define PM\_STMIC\_PMIO\_19

#### **Definition**

#define PM\_STMIC\_PMIO\_19(0x1410802eU)

### Description

## Define PM\_STMIC\_PMIO\_20

#### **Definition**

#define PM\_STMIC\_PMIO\_20(0x1410802fU)

### **Description**

# Define PM\_STMIC\_PMIO\_21

#### **Definition**

#define PM\_STMIC\_PMIO\_21(0x14108030U)

#### Description

## Define PM\_STMIC\_PMIO\_22

#### **Definition**

#define PM\_STMIC\_PMIO\_22(0x14108031U)



## Define PM\_STMIC\_PMIO\_23

#### **Definition**

#define PM\_STMIC\_PMIO\_23(0x14108032U)

### **Description**

# Define PM\_STMIC\_PMIO\_24

#### **Definition**

#define PM\_STMIC\_PMIO\_24(0x14108033U)

### Description

## Define PM\_STMIC\_PMIO\_25

#### **Definition**

#define PM\_STMIC\_PMIO\_25(0x14108034U)

### **Description**

# Define PM\_STMIC\_PMIO\_26

#### **Definition**

#define PM\_STMIC\_PMIO\_26(0x14108035U)

#### Description

## Define PM\_STMIC\_PMIO\_27

#### **Definition**

#define PM\_STMIC\_PMIO\_27(0x14108036U)



## Define PM\_STMIC\_PMIO\_28

#### **Definition**

#define PM\_STMIC\_PMIO\_28(0x14108037U)

### **Description**

# Define PM\_STMIC\_PMIO\_29

#### **Definition**

#define PM\_STMIC\_PMIO\_29(0x14108038U)

### Description

## Define PM\_STMIC\_PMIO\_30

#### **Definition**

#define PM\_STMIC\_PMIO\_30(0x14108039U)

### **Description**

# Define PM\_STMIC\_PMIO\_31

#### **Definition**

#define PM\_STMIC\_PMIO\_31(0x1410803aU)

#### Description

## Define PM\_STMIC\_PMIO\_32

#### **Definition**

#define PM\_STMIC\_PMIO\_32(0x1410803bU)



## Define PM\_STMIC\_PMIO\_33

#### **Definition**

#define PM\_STMIC\_PMIO\_33(0x1410803cU)

### **Description**

# Define PM\_STMIC\_PMIO\_34

#### **Definition**

#define PM\_STMIC\_PMIO\_34(0x1410803dU)

### Description

## Define PM\_STMIC\_PMIO\_35

#### **Definition**

#define PM\_STMIC\_PMIO\_35(0x1410803eU)

### **Description**

## Define PM\_STMIC\_PMIO\_36

#### **Definition**

#define PM\_STMIC\_PMIO\_36(0x1410803fU)

#### Description

## Define PM\_STMIC\_PMIO\_37

#### **Definition**

#define PM\_STMIC\_PMIO\_37(0x14108040U)



## Define PM\_STMIC\_PMIO\_38

#### **Definition**

#define PM\_STMIC\_PMIO\_38(0x14108041U)

### **Description**

# Define PM\_STMIC\_PMIO\_39

#### **Definition**

#define PM\_STMIC\_PMIO\_39(0x14108042U)

### Description

## Define PM\_STMIC\_PMIO\_40

#### **Definition**

#define PM\_STMIC\_PMIO\_40(0x14108043U)

#### Description

## Define PM\_STMIC\_PMIO\_41

#### **Definition**

#define PM\_STMIC\_PMIO\_41(0x14108044U)

#### Description

## Define PM\_STMIC\_PMIO\_42

#### **Definition**

#define PM\_STMIC\_PMIO\_42(0x14108045U)



## Define PM\_STMIC\_PMIO\_43

#### **Definition**

#define PM\_STMIC\_PMIO\_43(0x14108046U)

### **Description**

# Define PM\_STMIC\_PMIO\_44

#### **Definition**

#define PM\_STMIC\_PMIO\_44(0x14108047U)

### Description

## Define PM\_STMIC\_PMIO\_45

#### **Definition**

#define PM\_STMIC\_PMIO\_45(0x14108048U)

#### Description

## Define PM\_STMIC\_PMIO\_46

#### **Definition**

#define PM\_STMIC\_PMIO\_46(0x14108049U)

#### Description

## Define PM\_STMIC\_PMIO\_47

#### **Definition**

#define PM\_STMIC\_PMIO\_47(0x1410804aU)



# Define PM\_STMIC\_PMIO\_48

#### **Definition**

#define PM\_STMIC\_PMIO\_48(0x1410804bU)

### **Description**

# Define PM\_STMIC\_PMIO\_49

#### **Definition**

#define PM\_STMIC\_PMIO\_49(0x1410804cU)

### **Description**

## Define PM\_STMIC\_PMIO\_50

#### **Definition**

#define PM\_STMIC\_PMIO\_50(0x1410804dU)

#### Description

# Define PM\_STMIC\_PMIO\_51

#### **Definition**

#define PM\_STMIC\_PMIO\_51(0x1410804eU)



# **Device nodes**

### **Definitions**

Define PM\_DEV\_PLD\_0

**Definition** 

#define PM\_DEV\_PLD\_0(0x18700000U)

**Description** 

Define PM\_DEV\_PMC\_PROC

**Definition** 

#define PM\_DEV\_PMC\_PROC(0x18104001U)

Description

Define PM\_DEV\_PSM\_PROC

**Definition** 

#define PM\_DEV\_PSM\_PROC(0x18108002U)

**Description** 

Define PM\_DEV\_ACPU\_0

**Definition** 

#define PM\_DEV\_ACPU\_0(0x1810c003U)



# Define PM\_DEV\_ACPU\_1

#### **Definition**

#define PM\_DEV\_ACPU\_1(0x1810c004U)

### **Description**

# Define PM\_DEV\_RPU0\_0

#### **Definition**

#define PM\_DEV\_RPU0\_0(0x18110005U)

### Description

## Define PM\_DEV\_RPU0\_1

#### **Definition**

#define PM\_DEV\_RPU0\_1(0x18110006U)

### **Description**

# Define PM\_DEV\_OCM\_0

#### **Definition**

#define PM\_DEV\_OCM\_0(0x18314007U)

#### Description

## Define PM\_DEV\_OCM\_1

#### **Definition**

#define PM\_DEV\_OCM\_1(0x18314008U)



# Define PM\_DEV\_OCM\_2

#### **Definition**

#define PM\_DEV\_OCM\_2(0x18314009U)

### **Description**

# Define PM\_DEV\_OCM\_3

#### **Definition**

#define PM\_DEV\_OCM\_3(0x1831400aU)

### Description

## Define PM\_DEV\_TCM\_0\_A

#### **Definition**

#define PM\_DEV\_TCM\_0\_A(0x1831800bU)

#### Description

# Define PM\_DEV\_TCM\_0\_B

#### **Definition**

#define PM\_DEV\_TCM\_0\_B(0x1831800cU)

#### Description

## Define PM\_DEV\_TCM\_1\_A

#### **Definition**

#define PM\_DEV\_TCM\_1\_A(0x1831800dU)



# Define PM\_DEV\_TCM\_1\_B

#### **Definition**

#define PM\_DEV\_TCM\_1\_B(0x1831800eU)

### **Description**

# Define PM\_DEV\_L2\_BANK\_0

#### **Definition**

#define PM\_DEV\_L2\_BANK\_0(0x1831c00fU)

### **Description**

## Define PM\_DEV\_DDR\_0

#### **Definition**

#define PM\_DEV\_DDR\_0(0x18320010U)

#### Description

# Define PM\_DEV\_USB\_0

#### **Definition**

#define PM\_DEV\_USB\_0(0x18224018U)

#### Description

## Define PM\_DEV\_GEM\_0

#### **Definition**

#define PM\_DEV\_GEM\_0(0x18224019U)



# Define PM\_DEV\_GEM\_1

#### **Definition**

#define PM\_DEV\_GEM\_1(0x1822401aU)

## **Description**

# Define PM\_DEV\_SPI\_0

#### **Definition**

#define PM\_DEV\_SPI\_0(0x1822401bU)

# **Description**

# Define PM\_DEV\_SPI\_1

#### **Definition**

#define PM\_DEV\_SPI\_1(0x1822401cU)

#### Description

# Define PM\_DEV\_I2C\_0

#### **Definition**

#define PM\_DEV\_I2C\_0(0x1822401dU)

## Description

# Define PM\_DEV\_I2C\_1

#### **Definition**

#define PM\_DEV\_I2C\_1(0x1822401eU)



# Define PM\_DEV\_CAN\_FD\_0

#### **Definition**

#define PM\_DEV\_CAN\_FD\_0(0x1822401fU)

## **Description**

# Define PM\_DEV\_CAN\_FD\_1

#### **Definition**

#define PM\_DEV\_CAN\_FD\_1(0x18224020U)

## Description

# Define PM\_DEV\_UART\_0

#### **Definition**

#define PM\_DEV\_UART\_0(0x18224021U)

#### **Description**

# Define PM\_DEV\_UART\_1

#### **Definition**

#define PM\_DEV\_UART\_1(0x18224022U)

#### Description

# Define PM\_DEV\_GPIO

#### **Definition**

#define PM\_DEV\_GPIO(0x18224023U)



# Define PM\_DEV\_TTC\_0

#### **Definition**

#define PM\_DEV\_TTC\_0(0x18224024U)

## **Description**

# Define PM\_DEV\_TTC\_1

#### **Definition**

 $\#define PM_DEV_TTC_1(0x18224025U)$ 

## Description

# Define PM\_DEV\_TTC\_2

#### **Definition**

#define PM\_DEV\_TTC\_2(0x18224026U)

#### **Description**

# Define PM\_DEV\_TTC\_3

#### **Definition**

#define PM\_DEV\_TTC\_3(0x18224027U)

#### Description

# Define PM\_DEV\_SWDT\_LPD

#### **Definition**

#define PM\_DEV\_SWDT\_LPD(0x18224028U)



# Define PM\_DEV\_SWDT\_FPD

#### **Definition**

#define PM\_DEV\_SWDT\_FPD(0x18224029U)

## **Description**

# Define PM\_DEV\_OSPI

#### **Definition**

#define PM\_DEV\_OSPI(0x1822402aU)

## Description

# Define PM\_DEV\_QSPI

#### **Definition**

#define PM\_DEV\_QSPI(0x1822402bU)

#### Description

# Define PM\_DEV\_GPIO\_PMC

#### **Definition**

#define PM\_DEV\_GPIO\_PMC(0x1822402cU)

#### Description

# Define PM\_DEV\_I2C\_PMC

#### **Definition**

#define PM\_DEV\_I2C\_PMC(0x1822402dU)



# Define PM\_DEV\_SDIO\_0

#### **Definition**

#define PM\_DEV\_SDIO\_0(0x1822402eU)

## **Description**

# Define PM\_DEV\_SDIO\_1

#### **Definition**

#define PM\_DEV\_SDIO\_1(0x1822402fU)

# **Description**

# Define PM\_DEV\_RTC

#### **Definition**

#define PM\_DEV\_RTC(0x18224034U)

#### **Description**

# Define PM\_DEV\_ADMA\_0

#### **Definition**

#define PM\_DEV\_ADMA\_0(0x18224035U)

#### Description

# Define PM\_DEV\_ADMA\_1

#### **Definition**

#define PM\_DEV\_ADMA\_1(0x18224036U)



# Define PM\_DEV\_ADMA\_2

#### **Definition**

#define PM\_DEV\_ADMA\_2(0x18224037U)

## **Description**

# Define PM\_DEV\_ADMA\_3

#### **Definition**

#define PM\_DEV\_ADMA\_3(0x18224038U)

## Description

# Define PM\_DEV\_ADMA\_4

#### **Definition**

#define PM\_DEV\_ADMA\_4(0x18224039U)

#### **Description**

# Define PM\_DEV\_ADMA\_5

#### **Definition**

#define PM\_DEV\_ADMA\_5(0x1822403aU)

#### Description

# Define PM\_DEV\_ADMA\_6

#### **Definition**

#define PM\_DEV\_ADMA\_6(0x1822403bU)



# Define PM\_DEV\_ADMA\_7

#### **Definition**

#define PM\_DEV\_ADMA\_7(0x1822403cU)

## **Description**

# Define PM\_DEV\_IPI\_0

#### **Definition**

#define PM\_DEV\_IPI\_0(0x1822403dU)

## Description

# Define PM\_DEV\_IPI\_1

#### **Definition**

#define PM\_DEV\_IPI\_1(0x1822403eU)

#### **Description**

# Define PM\_DEV\_IPI\_2

#### **Definition**

#define PM\_DEV\_IPI\_2(0x1822403fU)

## Description

# Define PM\_DEV\_IPI\_3

#### **Definition**

#define PM\_DEV\_IPI\_3(0x18224040U)



# Define PM\_DEV\_IPI\_4

#### **Definition**

#define PM\_DEV\_IPI\_4(0x18224041U)

## **Description**

# Define PM\_DEV\_IPI\_5

#### **Definition**

#define PM\_DEV\_IPI\_5(0x18224042U)

## Description

# Define PM\_DEV\_IPI\_6

#### **Definition**

#define PM\_DEV\_IPI\_6(0x18224043U)

#### **Description**

# Define PM\_DEV\_SOC

#### **Definition**

#define PM\_DEV\_SOC(0x18428044U)

#### Description

# Define PM\_DEV\_DDRMC\_0

#### **Definition**

#define PM\_DEV\_DDRMC\_0(0x18520045U)



# Define PM\_DEV\_DDRMC\_1

#### **Definition**

#define PM\_DEV\_DDRMC\_1(0x18520046U)

## **Description**

# Define PM\_DEV\_DDRMC\_2

#### **Definition**

#define PM\_DEV\_DDRMC\_2(0x18520047U)

## Description

# Define PM\_DEV\_DDRMC\_3

#### **Definition**

#define PM\_DEV\_DDRMC\_3(0x18520048U)

#### **Description**

# Define PM\_DEV\_GT\_0

#### **Definition**

#define PM\_DEV\_GT\_0(0x1862c049U)

#### Description

# Define PM\_DEV\_GT\_1

#### **Definition**

#define PM\_DEV\_GT\_1(0x1862c04aU)



# Define PM\_DEV\_GT\_2

#### **Definition**

#define PM\_DEV\_GT\_2(0x1862c04bU)

## **Description**

# Define PM\_DEV\_GT\_3

#### **Definition**

#define PM\_DEV\_GT\_3(0x1862c04cU)

## Description

# Define PM\_DEV\_GT\_4

#### **Definition**

#define PM\_DEV\_GT\_4(0x1862c04dU)

#### **Description**

# Define PM\_DEV\_GT\_5

#### **Definition**

#define PM\_DEV\_GT\_5(0x1862c04eU)

#### Description

# Define PM\_DEV\_GT\_6

#### **Definition**

#define PM\_DEV\_GT\_6(0x1862c04fU)



# Define PM\_DEV\_GT\_7

#### **Definition**

#define  $PM_DEV_GT_7(0x1862c050U)$ 

## **Description**

# Define PM\_DEV\_GT\_8

#### **Definition**

#define PM\_DEV\_GT\_8(0x1862c051U)

# Description

# Define PM\_DEV\_GT\_9

#### **Definition**

#define PM\_DEV\_GT\_9(0x1862c052U)

#### Description

# Define PM\_DEV\_GT\_10

#### **Definition**

#define PM\_DEV\_GT\_10(0x1862c053U)

#### Description

# Define PM\_DEV\_EFUSE\_CACHE

#### **Definition**

#define PM\_DEV\_EFUSE\_CACHE(0x18330054U)



# Define PM\_DEV\_AMS\_ROOT

#### **Definition**

#define PM\_DEV\_AMS\_ROOT(0x18224055U)

## **Description**

# Define PM\_DEV\_AIE

#### **Definition**

#define PM\_DEV\_AIE(0x18224072U)

## Description

# Define PM\_DEV\_IPI\_PMC

#### **Definition**

#define PM\_DEV\_IPI\_PMC(0x18224073U)

## **Description**

# **Subsystem nodes**

# **Definitions**

Define PM\_SUBSYS\_DEFAULT

#### **Definition**

#define PM\_SUBSYS\_DEFAULT(0x1c000000U)



# Define PM\_SUBSYS\_PMC

#### **Definition**

```
#define PM_SUBSYS_PMC(0x1c000001U)
```

#### Description

# **Data Structure Index**

The following is a list of data structures:

- XPm\_DeviceStatus
- XPm\_Master
- XPm\_NodeStatus
- XPm\_Notifier
- XPm\_Proc
- pm\_acknowledge
- pm\_init\_suspend

# pm\_acknowledge

#### Declaration

```
typedef struct
{
  u8 received,
  u32 node,
  XStatus status,
  u32 opp,
  bool received,
  enum XPmNodeId node
} pm_acknowledge;
```

## Table 138: Structure pm\_acknowledge member description

Member	Description
received	Has acknowledge argument been received?
node	Node argument about which the acknowledge is
status	Acknowledged status



*Table 138:* **Structure pm\_acknowledge member description** *(cont'd)* 

Member	Description
орр	Operating point of node in question
received	Has acknowledge argument been received?
node	Node argument about which the acknowledge is

# pm\_init\_suspend

#### **Declaration**

```
typedef struct
{
  u8 received,
  enum XPmSuspendReason reason,
  u32 latency,
  u32 state,
  u32 timeout,
  bool received
} pm_init_suspend;
```

# Table 139: Structure pm\_init\_suspend member description

Member	Description
received	Has init suspend callback been received/handled
reason	Reason of initializing suspend
latency	Maximum allowed latency
state	Targeted sleep/suspend state
timeout	Period of time the client has to response
received	Has init suspend callback been received/handled

# XPm\_DeviceStatus

Contains the device status information.

#### **Declaration**

```
typedef struct
{
  u32 Status,
  u32 Requirement,
  u32 Usage
} XPm_DeviceStatus;
```



#### Table 140: Structure XPm\_DeviceStatus member description

Member	Description
Status	Device power state
Requirement	Requirements placed on the device by the caller
Usage	Usage info (which subsystem is using the device)

# XPm\_Master

XPm\_Master - Master structure

#### **Declaration**

```
typedef struct
{
  enum XPmNodeId node_id,
  const u32 pwrctl,
  const u32 pwrdn_mask,
  XIpiPsu * ipi
} XPm_Master;
```

## Table 141: Structure XPm\_Master member description

Member	Description
node_id	Node ID
pwrctl	
pwrdn_mask	< Power Control Register Address Power Down Mask
ipi	IPI Instance

# XPm\_NodeStatus

XPm\_NodeStatus - struct containing node status information

#### **Declaration**

```
typedef struct
{
  u32 status,
  u32 requirements,
  u32 usage
} XPm_NodeStatus;
```

#### Table 142: Structure XPm\_NodeStatus member description

Member	Description
status	Node power state
requirements	Current requirements asserted on the node (slaves only)



Table 142: Structure XPm\_NodeStatus member description (cont'd)

Member	Description
usage	Usage information (which master is currently using the slave)

# XPm\_Notifier

XPm\_Notifier - Notifier structure registered with a callback by app

#### **Declaration**

```
typedef struct
{
  void(*const callback)(struct XPm_Ntfier *const notifier),
  const u32 node,
  enum XPmNotifyEvent event,
  u32 flags,
  u32 oppoint,
  u32 received,
  struct XPm_Ntfier * next,
  enum XPmNodeId node
} XPm_Notifier;
```

## Table 143: Structure XPm\_Notifier member description

Member	Description
callback	Custom callback handler to be called when the notification is received. The custom handler would execute from interrupt context, it shall return quickly and must not block! (enables event-driven notifications)
node	Node argument (the node to receive notifications about)
event	Event argument (the event type to receive notifications about)
flags	Flags
oppoint	Operating point of node in question. Contains the value updated when the last event notification is received. User shall not modify this value while the notifier is registered.
received	How many times the notification has been received - to be used by application (enables polling). User shall not modify this value while the notifier is registered.
next	Pointer to next notifier in linked list. Must not be modified while the notifier is registered. User shall not ever modify this value.
node	Node argument (the node to receive notifications about)

# XPm\_Proc

XPm\_Proc - Processor structure



#### **Declaration**

```
typedef struct
{
  const u32 DevId,
  const u32 PwrCtrl,
  const u32 PwrDwnMask,
  XIpiPsu * Ipi
} XPm_Proc;
```

## Table 144: Structure XPm\_Proc member description

Member	Description
DevId	Device ID
PwrCtrl	Power Control Register Address
PwrDwnMask	Power Down Mask
Ipi	IPI Instance

# **Error Status**

This section lists the Power management specific return error statuses.

# **Definitions**

# Define XST\_PM\_INTERNAL

#### **Definition**

#define XST\_PM\_INTERNAL2000L

#### Description

An internal error occurred while performing the requested operation

# Define XST\_PM\_CONFLICT

#### **Definition**

#define XST\_PM\_CONFLICT2001L



Conflicting requirements have been asserted when more than one processing cluster is using the same PM slave

# Define XST\_PM\_NO\_ACCESS

#### **Definition**

#define XST\_PM\_NO\_ACCESS2002L

#### Description

The processing cluster does not have access to the requested node or operation

# Define XST\_PM\_INVALID\_NODE

#### **Definition**

#define XST\_PM\_INVALID\_NODE2003L

#### Description

The API function does not apply to the node passed as argument

# Define XST\_PM\_DOUBLE\_REQ

#### **Definition**

#define XST\_PM\_DOUBLE\_REQ2004L

#### Description

A processing cluster has already been assigned access to a PM slave and has issued a duplicate request for that PM slave

# Define XST\_PM\_ABORT\_SUSPEND

#### **Definition**

#define XST\_PM\_ABORT\_SUSPEND2005L

#### Description

The target processing cluster has aborted suspend



# Define XST\_PM\_TIMEOUT

#### **Definition**

#define XST\_PM\_TIMEOUT2006L

#### **Description**

A timeout occurred while performing the requested operation

# Define XST\_PM\_NODE\_USED

#### **Definition**

#define XST\_PM\_NODE\_USED2007L

## Description

Slave request cannot be granted since node is non-shareable and used

# **Reset Nodes**

# **Definitions**

**Define PM\_RST\_PMC\_POR** 

#### Definition

#define PM\_RST\_PMC\_POR(0xc30c001U)

#### Description

**Define PM\_RST\_PMC** 

#### Definition

#define PM\_RST\_PMC(0xc410002U)

## Description

Define PM\_RST\_PS\_POR

#### **Definition**

#define PM\_RST\_PS\_POR(0xc30c003U)



## **Define PM\_RST\_PL\_POR**

#### **Definition**

#define PM\_RST\_PL\_POR(0xc30c004U)

## **Description**

Define PM\_RST\_NOC\_POR

#### **Definition**

#define PM\_RST\_NOC\_POR(0xc30c005U)

## **Description**

**Define PM\_RST\_FPD\_POR** 

#### **Definition**

#define PM\_RST\_FPD\_POR(0xc30c006U)

# **Description**

Define PM\_RST\_ACPU\_0\_POR

#### **Definition**

#define PM\_RST\_ACPU\_0\_POR(0xc30c007U)

#### Description

Define PM\_RST\_ACPU\_1\_POR

#### **Definition**

#define PM\_RST\_ACPU\_1\_POR(0xc30c008U)



## Define PM\_RST\_OCM2\_POR

#### **Definition**

#define PM\_RST\_OCM2\_POR(0xc30c009U)

## **Description**

Define PM\_RST\_PS\_SRST

#### **Definition**

#define PM\_RST\_PS\_SRST(0xc41000aU)

## **Description**

**Define PM\_RST\_PL\_SRST** 

#### **Definition**

#define PM\_RST\_PL\_SRST(0xc41000bU)

# **Description**

**Define PM\_RST\_NOC** 

#### **Definition**

#define PM\_RST\_NOC(0xc41000cU)

#### Description

**Define PM\_RST\_NPI** 

# **Definition**

#define PM\_RST\_NPI(0xc41000dU)



## Define PM\_RST\_SYS\_RST\_1

#### **Definition**

#define PM\_RST\_SYS\_RST\_1(0xc41000eU)

## **Description**

Define PM\_RST\_SYS\_RST\_2

#### **Definition**

#define PM\_RST\_SYS\_RST\_2(0xc41000fU)

## **Description**

**Define PM\_RST\_SYS\_RST\_3** 

#### **Definition**

#define PM\_RST\_SYS\_RST\_3(0xc410010U)

# **Description**

Define PM\_RST\_FPD

#### **Definition**

#define PM\_RST\_FPD(0xc410011U)

#### Description

**Define PM\_RST\_PL0** 

# **Definition**

#define PM\_RST\_PL0(0xc410012U)



## Define PM\_RST\_PL1

#### **Definition**

#define PM\_RST\_PL1(0xc410013U)

## **Description**

Define PM\_RST\_PL2

#### **Definition**

#define PM\_RST\_PL2(0xc410014U)

## **Description**

**Define PM\_RST\_PL3** 

#### **Definition**

#define PM\_RST\_PL3(0xc410015U)

# **Description**

Define PM\_RST\_APU

#### **Definition**

#define PM\_RST\_APU(0xc410016U)

#### Description

Define PM\_RST\_ACPU\_0

#### **Definition**

#define PM\_RST\_ACPU\_0(0xc410017U)



## Define PM\_RST\_ACPU\_1

#### **Definition**

#define PM\_RST\_ACPU\_1(0xc410018U)

## Description

Define PM\_RST\_ACPU\_L2

#### **Definition**

#define PM\_RST\_ACPU\_L2(0xc410019U)

## Description

**Define PM\_RST\_ACPU\_GIC** 

#### **Definition**

#define PM\_RST\_ACPU\_GIC(0xc41001aU)

# **Description**

Define PM\_RST\_RPU\_ISLAND

#### **Definition**

#define PM\_RST\_RPU\_ISLAND(0xc41001bU)

#### Description

**Define PM\_RST\_RPU\_AMBA** 

#### **Definition**

#define PM\_RST\_RPU\_AMBA(0xc41001cU)



## Define PM\_RST\_R5\_0

#### **Definition**

#define PM\_RST\_R5\_0(0xc41001dU)

## Description

Define PM\_RST\_R5\_1

#### **Definition**

#define PM\_RST\_R5\_1(0xc41001eU)

#### Description

Define PM\_RST\_SYSMON\_PMC\_SEQ\_RST

#### **Definition**

#define PM\_RST\_SYSMON\_PMC\_SEQ\_RST(0xc41001fU)

## **Description**

Define PM\_RST\_SYSMON\_PMC\_CFG\_RST

#### **Definition**

#define PM\_RST\_SYSMON\_PMC\_CFG\_RST(0xc410020U)

#### Description

Define PM\_RST\_SYSMON\_FPD\_CFG\_RST

#### **Definition**

#define PM\_RST\_SYSMON\_FPD\_CFG\_RST(0xc410021U)



## Define PM\_RST\_SYSMON\_FPD\_SEQ\_RST

#### **Definition**

#define PM\_RST\_SYSMON\_FPD\_SEQ\_RST(0xc410022U)

## **Description**

Define PM\_RST\_SYSMON\_LPD

#### **Definition**

#define PM\_RST\_SYSMON\_LPD(0xc410023U)

#### **Description**

**Define PM\_RST\_PDMA\_RST1** 

#### **Definition**

#define PM\_RST\_PDMA\_RST1(0xc410024U)

# **Description**

**Define PM\_RST\_PDMA\_RST0** 

#### **Definition**

#define PM\_RST\_PDMA\_RST0(0xc410025U)

#### Description

**Define PM\_RST\_ADMA** 

#### **Definition**

#define PM\_RST\_ADMA(0xc410026U)



## Define PM\_RST\_TIMESTAMP

#### **Definition**

#define PM\_RST\_TIMESTAMP(0xc410027U)

## **Description**

**Define PM\_RST\_OCM** 

#### **Definition**

#define PM\_RST\_OCM(0xc410028U)

## Description

**Define PM\_RST\_OCM2\_RST** 

#### **Definition**

#define PM\_RST\_OCM2\_RST(0xc410029U)

# **Description**

**Define PM\_RST\_IPI** 

#### **Definition**

#define PM\_RST\_IPI(0xc41002aU)

#### Description

**Define PM\_RST\_SBI** 

# **Definition**

#define PM\_RST\_SBI(0xc41002bU)



## **Define PM\_RST\_LPD**

#### **Definition**

#define PM\_RST\_LPD(0xc41002cU)

## **Description**

**Define PM\_RST\_QSPI** 

#### **Definition**

#define PM\_RST\_QSPI(0xc10402dU)

## Description

**Define PM\_RST\_OSPI** 

#### **Definition**

#define PM\_RST\_OSPI(0xc10402eU)

# **Description**

**Define PM\_RST\_SDIO\_0** 

#### **Definition**

#define PM\_RST\_SDIO\_0(0xc10402fU)

#### Description

**Define PM\_RST\_SDIO\_1** 

# **Definition**

#define PM\_RST\_SDIO\_1(0xc104030U)



## Define PM\_RST\_I2C\_PMC

#### **Definition**

#define PM\_RST\_I2C\_PMC(0xc104031U)

## **Description**

**Define PM\_RST\_GPIO\_PMC** 

#### **Definition**

#define PM\_RST\_GPIO\_PMC(0xc104032U)

## **Description**

**Define PM\_RST\_GEM\_0** 

#### **Definition**

#define PM\_RST\_GEM\_0(0xc104033U)

# **Description**

Define PM\_RST\_GEM\_1

#### **Definition**

#define PM\_RST\_GEM\_1(0xc104034U)

#### Description

**Define PM\_RST\_SPARE** 

# **Definition**

#define PM\_RST\_SPARE(0xc104035U)



Define PM\_RST\_USB\_0

#### **Definition**

#define PM\_RST\_USB\_0(0xc104036U)

## **Description**

**Define PM\_RST\_UART\_0** 

#### **Definition**

#define PM\_RST\_UART\_0(0xc104037U)

## Description

**Define PM\_RST\_UART\_1** 

#### **Definition**

#define PM\_RST\_UART\_1(0xc104038U)

# **Description**

Define PM\_RST\_SPI\_0

#### **Definition**

#define PM\_RST\_SPI\_0(0xc104039U)

#### Description

**Define PM\_RST\_SPI\_1** 

# **Definition**

#define PM\_RST\_SPI\_1(0xc10403aU)



## Define PM\_RST\_CAN\_FD\_0

#### **Definition**

#define PM\_RST\_CAN\_FD\_0(0xc10403bU)

## **Description**

**Define PM\_RST\_CAN\_FD\_1** 

#### **Definition**

#define PM\_RST\_CAN\_FD\_1(0xc10403cU)

## **Description**

Define PM\_RST\_I2C\_0

#### **Definition**

#define PM\_RST\_I2C\_0(0xc10403dU)

# **Description**

Define PM\_RST\_I2C\_1

#### **Definition**

#define PM\_RST\_I2C\_1(0xc10403eU)

#### Description

Define PM\_RST\_GPIO\_LPD

#### **Definition**

#define PM\_RST\_GPIO\_LPD(0xc10403fU)



## Define PM\_RST\_TTC\_0

#### **Definition**

#define PM\_RST\_TTC\_0(0xc104040U)

## **Description**

**Define PM\_RST\_TTC\_1** 

#### **Definition**

#define PM\_RST\_TTC\_1(0xc104041U)

## **Description**

**Define PM\_RST\_TTC\_2** 

#### **Definition**

#define PM\_RST\_TTC\_2(0xc104042U)

# **Description**

**Define PM\_RST\_TTC\_3** 

#### **Definition**

#define PM\_RST\_TTC\_3(0xc104043U)

#### Description

**Define PM\_RST\_SWDT\_FPD** 

#### **Definition**

#define PM\_RST\_SWDT\_FPD(0xc104044U)



## Define PM\_RST\_SWDT\_LPD

#### **Definition**

#define PM\_RST\_SWDT\_LPD(0xc104045U)

## **Description**

Define PM\_RST\_USB

#### **Definition**

#define PM\_RST\_USB(0xc104046U)

## Description

**Define PM\_RST\_DPC** 

#### **Definition**

#define PM\_RST\_DPC(0xc208047U)

# **Description**

**Define PM\_RST\_PMCDBG** 

#### **Definition**

#define PM\_RST\_PMCDBG(0xc208048U)

#### Description

**Define PM\_RST\_DBG\_TRACE** 

#### **Definition**

#define PM\_RST\_DBG\_TRACE(0xc208049U)



## Define PM\_RST\_DBG\_FPD

#### **Definition**

#define PM\_RST\_DBG\_FPD(0xc20804aU)

## **Description**

**Define PM\_RST\_DBG\_TSTMP** 

#### **Definition**

#define PM\_RST\_DBG\_TSTMP(0xc20804bU)

## Description

Define PM\_RST\_RPU0\_DBG

#### **Definition**

#define PM\_RST\_RPU0\_DBG(0xc20804cU)

# **Description**

Define PM\_RST\_RPU1\_DBG

#### **Definition**

#define PM\_RST\_RPU1\_DBG(0xc20804dU)

#### Description

**Define PM\_RST\_HSDP** 

# **Definition**

#define PM\_RST\_HSDP(0xc20804eU)



## Define PM\_RST\_DBG\_LPD

#### **Definition**

#define PM\_RST\_DBG\_LPD(0xc20804fU)

## **Description**

**Define PM\_RST\_CPM\_POR** 

#### **Definition**

#define PM\_RST\_CPM\_POR(0xc30c050U)

## **Description**

**Define PM\_RST\_CPM** 

#### **Definition**

#define PM\_RST\_CPM(0xc410051U)

# **Description**

**Define PM\_RST\_CPMDBG** 

#### **Definition**

#define PM\_RST\_CPMDBG(0xc208052U)

#### Description

**Define PM\_RST\_PCIE\_CFG** 

# **Definition**

#define PM\_RST\_PCIE\_CFG(0xc410053U)



## **Define PM\_RST\_PCIE\_CORE0**

#### **Definition**

#define PM\_RST\_PCIE\_COREO(0xc410054U)

## **Description**

**Define PM\_RST\_PCIE\_CORE1** 

#### **Definition**

#define PM\_RST\_PCIE\_CORE1(0xc410055U)

## **Description**

**Define PM\_RST\_PCIE\_DMA** 

#### **Definition**

#define PM\_RST\_PCIE\_DMA(0xc410056U)

# **Description**

**Define PM\_RST\_CMN** 

#### **Definition**

#define PM\_RST\_CMN(0xc410057U)

#### Description

Define PM\_RST\_L2\_0

# **Definition**

#define PM\_RST\_L2\_0(0xc410058U)



Define PM\_RST\_L2\_1

#### **Definition**

#define PM\_RST\_L2\_1(0xc410059U)

## **Description**

Define PM\_RST\_ADDR\_REMAP

#### **Definition**

#define PM\_RST\_ADDR\_REMAP(0xc41005aU)

## **Description**

**Define PM\_RST\_CPI0** 

#### **Definition**

#define PM\_RST\_CPIO(0xc41005bU)

# **Description**

**Define PM\_RST\_CPI1** 

#### **Definition**

#define PM\_RST\_CPI1(0xc41005cU)

#### Description

**Define PM\_RST\_AIE\_ARRAY** 

#### **Definition**

#define PM\_RST\_AIE\_ARRAY(0xc10405eU)



**Define PM\_RST\_AIE\_SHIM** 

**Definition** 

#define PM\_RST\_AIE\_SHIM(0xc10405fU)

Description





# Additional Resources and Legal Notices

# Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

# **Documentation Navigator and Design Hubs**

Documentation Navigator (DocNav) provides access to documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNay, click the **Design Hubs View** tab.
- On the website, see the Design Hubs page.

**Note:** For more information on DocNay, see the Documentation Navigator page on the website.



# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.



## Copyright

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, , Artix, Kintex, Spartan, , Virtex, , , and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. PCI, PCIe, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners.