# Xilinx Standalone Library Documentation

Standalone Library v7.3

UG647 (v2020.2) November 18, 2020





# **Table of Contents**

Chapter 1: Xilinx Hardware Abstraction Layer API	
Xilinx Hardware Abstraction Layer API	
Assert APIs and Macros	
IO Interfacing APIs	8
Hardware Platform Information	19
Basic Data types for Xilinx Software IP	21
Customized APIs for Memory Operations	23
Xilinx software status codes	24
Test Utilities for Memory and Caches	24
Chapter 2: Microblaze Processor API	34
Microblaze Processor API	
Microblaze Pseudo-asm Macros and Interrupt Handling APIs	34
MicroBlaze Exception APIs	38
MicroBlaze Cache APIs	41
MicroBlaze Processor FSL Macros	47
Microblaze PVR access routines and macros	51
Sleep Routines for Microblaze	67
Chapter 3: ARM Processor Common API	69
ARM Processor Exception Handling	
Chapter 4: Cortex R5 Processor API	76
Cortex R5 Processor API	
Cortex R5 Processor Boot Code	76
Cortex R5 Processor MPU specific APIs	77
Cortex R5 Processor Cache Functions	
Cortex R5 Time Functions	92
Cortex R5 Event Counters Functions	94
Cortex R5 Processor Specific Include Files	99
Cortex R5 peripheral definitions	



Chapter 5: Cortex A9 Processor API	101
Cortex A9 Processor API	101
Cortex A9 Processor Boot Code	101
Cortex A9 Processor Cache Functions	102
Cortex A9 Processor MMU Functions	121
Cortex A9 Time Functions	124
Cortex A9 Event Counter Function	126
PL310 L2 Event Counters Functions	127
Cortex A9 Processor and pl310 Errata Support	129
Cortex A9 Processor Specific Include Files	131
Chapter 6: Cortex A53 32-bit Processor API	132
Cortex A53 32-bit Processor API	132
Cortex A53 32-bit Processor Boot Code	132
Cortex A53 32-bit Processor Cache Functions	133
Cortex A53 32-bit Processor MMU Handling	140
Cortex A53 32-bit Mode Time Functions	142
Cortex A53 32-bit Processor Specific Include Files	144
Chapter 7: Cortex A53 64-bit Processor API	145
Cortex A53 64-bit Processor API	145
Cortex A53 64-bit Processor Boot Code	145
Cortex A53 64-bit Processor Cache Functions	146
Cortex A53 64-bit Processor MMU Handling	152
Cortex A53 64-bit Mode Time Functions	153
Cortex A53 64-bit Processor Specific Include Files	156
Appendix A: Additional Resources and Legal Notices	157
Xilinx Resources	
Documentation Navigator and Design Hubs	157
Please Read: Important Legal Notices	158





# Xilinx Hardware Abstraction Layer API

# Xilinx Hardware Abstraction Layer API

This section describes the Xilinx Hardware Abstraction Layer API, These APIs are applicable for all processors supported by Xilinx.

# **Assert APIs and Macros**

This file contains basic assert related functions for Xilinx software IP.

The xil\_assert.h file contains assert related functions and macros.

Assert APIs/Macros specifies that a application program satisfies certain conditions at particular points in its execution. These function can be used by application programs to ensure that, application code is satisfying certain conditions.

**Table 1: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_Assert	file line
void	Xil_AssertSetCallback	routine
void	XNullHandler	void * NullParameter



# **Functions**

## Xil\_Assert

Implement assert.

Currently, it calls a user-defined callback function if one has been set. Then, it potentially enters an infinite loop depending on the value of the Xil\_AssertWait variable.

Note: None.

#### **Prototype**

```
void Xil_Assert(const char8 *File, s32 Line);
```

#### **Parameters**

The following table lists the Xil\_Assert function arguments.

#### **Table 2: Xil\_Assert Arguments**

Name	Description
file	filename of the source
line	linenumber within File

#### **Returns**

None.

# Xil\_AssertSetCallback

Set up a callback function to be invoked when an assert occurs.

If a callback is already installed, then it will be replaced.

Note: This function has no effect if NDEBUG is set

#### **Prototype**

```
void Xil_AssertSetCallback(Xil_AssertCallback Routine);
```

#### **Parameters**

The following table lists the Xil\_AssertSetCallback function arguments.



#### Table 3: Xil\_AssertSetCallback Arguments

Name	Description
routine	callback to be invoked when an assert is taken

#### Returns

None.

#### XNullHandler

Null handler function.

This follows the XInterruptHandler signature for interrupt handlers. It can be used to assign a null handler (a stub) to an interrupt controller vector table.

Note: None.

#### **Prototype**

void XNullHandler(void \*NullParameter);

#### **Parameters**

The following table lists the XNullHandler function arguments.

#### **Table 4: XNullHandler Arguments**

Name	Description
NullParameter	arbitrary void pointer and not used.

#### Returns

None.

# **Definitions**

# #Define Xil\_AssertVoid

#### **Description**

This assert macro is to be used for void functions.

This in conjunction with the Xil\_AssertWait boolean can be used to accommodate tests so that asserts which fail allow execution to continue.



#### **Parameters**

The following table lists the Xil\_AssertVoid function arguments.

#### **Table 5: Xil\_AssertVoid Arguments**

Name	Description
Expression	expression to be evaluated. If it evaluates to false, the assert occurs.

#### Returns

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

# #Define Xil\_AssertNonvoid

#### Description

This assert macro is to be used for functions that do return a value.

This in conjunction with the Xil\_AssertWait boolean can be used to accommodate tests so that asserts which fail allow execution to continue.

#### **Parameters**

The following table lists the Xil\_AssertNonvoid function arguments.

#### **Table 6: Xil\_AssertNonvoid Arguments**

Name	Description
Expression	expression to be evaluated. If it evaluates to false, the assert occurs.

#### Returns

Returns 0 unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

# #Define Xil\_AssertVoidAlways

#### Description

Always assert.

This assert macro is to be used for void functions. Use for instances where an assert should always occur.



Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

# **#Define Xil\_AssertNonvoidAlways**

#### Description

Always assert.

This assert macro is to be used for functions that do return a value. Use for instances where an assert should always occur.

#### Returns

Returns void unless the Xil\_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

# **Variables**

# u32 Xil\_AssertStatus

This variable allows testing to be done easier with asserts. An assert sets this variable such that a driver can evaluate this variable to determine if an assert occurred.

# s32 Xil\_AssertWait

This variable allows the assert functionality to be changed for testing such that it does not wait infinitely. Use the debugger to disable the waiting during testing of asserts.

# **IO Interfacing APIs**

Contains I/O functions for memory-mapped or non-memory-mapped I/O architectures.

The xil\_io.h file contains the interface for the general I/O component, which encapsulates the Input/Output functions for the processors that do not require any special I/O handling.

This file contains architecture-dependent code.

Note:



**Table 7: Quick Function Reference** 

Туре	Name	Arguments
INLINE u16	Xil_In16BE	UINTPTR Addr
INLINE u32	Xil_In32BE	UINTPTR Addr
INLINE void	Xil_Out16BE	UINTPTR Addr u16 Value
INLINE void	Xil_Out32BE	UINTPTR Addr u32 Value
INLINE u16	Xil_In16LE	UINTPTR Addr
INLINE u32	Xil_In32LE	UINTPTR Addr
INLINE void	Xil_Out16LE	UINTPTR Addr u16 Value
INLINE void	Xil_Out32LE	UINTPTR Addr u32 Value
u16	Xil_EndianSwap16	u16 Data
u32	Xil_EndianSwap32	u32 Data
INLINE u8	Xil_In8	UINTPTR Addr
INLINE u16	Xil_In16	UINTPTR Addr
INLINE u32	Xil_In32	UINTPTR Addr
INLINE u64	Xil_In64	UINTPTR Addr
INLINE void	Xil_Out8	UINTPTR Addr u8 Value
INLINE void	Xil_Out16	UINTPTR Addr u16 Value



Table 7: Quick Function Reference (cont'd)

Туре	Name	Arguments
INLINE void	Xil_Out32	UINTPTR Addr u32 Value
INLINE void	Xil_Out64	UINTPTR Addr u64 Value
INLINE u32	Xil_SecureOut32	UINTPTR Addr u32 Value

# **Functions**

# Xil\_In16BE

Perform an big-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### **Prototype**

INLINE u16 Xil\_In16BE(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In16BE function arguments.

#### **Table 8: Xil\_In16BE Arguments**

Name	Description
Addr	contains the address at which to perform the input operation.

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

# Xil\_In32BE

Perform a big-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.



INLINE u32 Xil\_In32BE(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In32BE function arguments.

#### Table 9: Xil\_In32BE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

# Xil\_Out16BE

Perform a big-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### **Prototype**

INLINE void Xil\_Out16BE(UINTPTR Addr, u16 Value);

#### **Parameters**

The following table lists the Xil\_Out16BE function arguments.

#### *Table 10:* Xil\_Out16BE Arguments

Name	Description
Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

# Xil Out32BE

Perform a big-endian output operation for a 32-bit memory location by writing the specified value to the specified address.



INLINE void Xil\_Out32BE(UINTPTR Addr, u32 Value);

#### **Parameters**

The following table lists the Xil\_Out32BE function arguments.

#### Table 11: Xil\_Out32BE Arguments

Name	Description
Addr	contains the address at which to perform the output operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

# Xil\_In16LE

Perform a little-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

#### **Prototype**

INLINE u16 Xil\_In16LE(UINTPTR Addr)[static];

#### **Parameters**

The following table lists the Xil\_In16LE function arguments.

#### Table 12: Xil\_In16LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

#### **Returns**

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

# Xil\_In32LE

Perform a little-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.



INLINE u32 Xil\_In32LE(UINTPTR Addr)[static];

#### **Parameters**

The following table lists the Xil\_In32LE function arguments.

#### Table 13: Xil\_In32LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.

#### Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

# Xil\_Out16LE

Perform a little-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

#### **Prototype**

INLINE void Xil\_Out16LE(UINTPTR Addr, u16 Value)[static];

#### **Parameters**

The following table lists the Xil\_Out16LE function arguments.

#### Table 14: Xil\_Out16LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.

# Xil Out32LE

Perform a little-endian output operation for a 32-bit memory location by writing the specified value to the specified address.



INLINE void Xil\_Out32LE(UINTPTR Addr, u32 Value)[static];

#### **Parameters**

The following table lists the Xil\_Out32LE function arguments.

#### Table 15: Xil\_Out32LE Arguments

Name	Description
Addr	contains the address at which to perform the input operation.
Value	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address

# Xil\_EndianSwap16

Perform a 16-bit endian conversion.

#### **Prototype**

u16 Xil\_EndianSwap16(u16 Data);

#### **Parameters**

The following table lists the Xil\_EndianSwap16 function arguments.

#### **Table 16: Xil\_EndianSwap16 Arguments**

Name	Description
Data	16 bit value to be converted

#### Returns


16 bit Data with converted endianness

# Xil\_EndianSwap32

Perform a 32-bit endian conversion.

#### **Prototype**

u32 Xil\_EndianSwap32(u32 Data);





#### **Parameters**

The following table lists the Xil\_EndianSwap32 function arguments.

#### Table 17: Xil\_EndianSwap32 Arguments

Name	Description
Data	32 bit value to be converted

#### Returns

32 bit data with converted endianness

### Xil In8

Performs an input operation for a memory location by reading from the specified address and returning the 8 bit Value read from that address.

#### **Prototype**

INLINE u8 Xil\_In8(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In8 function arguments.

#### Table 18: Xil\_In8 Arguments

Name	Description
Addr	contains the address to perform the input operation

#### Returns

The 8 bit Value read from the specified input address.

# Xil\_In16

Performs an input operation for a memory location by reading from the specified address and returning the 16 bit Value read from that address.

#### **Prototype**

INLINE u16 Xil\_In16(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In16 function arguments.



#### Table 19: Xil\_In16 Arguments

Name	Description
Addr	contains the address to perform the input operation

#### **Returns**

The 16 bit Value read from the specified input address.

## Xil\_In32

Performs an input operation for a memory location by reading from the specified address and returning the 32 bit Value read from that address.

#### **Prototype**

INLINE u32 Xil\_In32(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In32 function arguments.

#### Table 20: Xil\_In32 Arguments

Name	Description
Addr	contains the address to perform the input operation

#### Returns

The 32 bit Value read from the specified input address.

# Xil\_In64

Performs an input operation for a memory location by reading the 64 bit Value read from that address.

#### **Prototype**

INLINE u64 Xil\_In64(UINTPTR Addr);

#### **Parameters**

The following table lists the Xil\_In64 function arguments.



#### Table 21: Xil\_In64 Arguments

Name	Description
Addr	contains the address to perform the input operation

#### Returns

The 64 bit Value read from the specified input address.

# Xil\_Out8

Performs an output operation for an memory location by writing the 8 bit Value to the the specified address.

#### **Prototype**

INLINE void Xil\_Out8(UINTPTR Addr, u8 Value);

#### **Parameters**

The following table lists the Xil\_Out8 function arguments.

#### Table 22: Xil\_Out8 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the 8 bit Value to be written at the specified address.

#### **Returns**

None.

## Xil\_Out16

Performs an output operation for a memory location by writing the 16 bit Value to the the specified address.

#### **Prototype**

INLINE void Xil\_Out16(UINTPTR Addr, u16 Value);

#### **Parameters**

The following table lists the Xil\_Out16 function arguments.



#### Table 23: Xil\_Out16 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the Value to be written at the specified address.

#### Returns

None.

# Xil\_Out32

Performs an output operation for a memory location by writing the 32 bit Value to the the specified address.

#### **Prototype**

INLINE void Xil\_Out32(UINTPTR Addr, u32 Value);

#### **Parameters**

The following table lists the Xil\_Out32 function arguments.

#### Table 24: Xil\_Out32 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains the 32 bit Value to be written at the specified address.

#### **Returns**

None.

# Xil\_Out64

Performs an output operation for a memory location by writing the 64 bit Value to the the specified address.

#### **Prototype**

INLINE void Xil\_Out64(UINTPTR Addr, u64 Value);

#### **Parameters**

The following table lists the Xil\_Out64 function arguments.



#### Table 25: Xil\_Out64 Arguments

Name	Description	
Addr	contains the address to perform the output operation	
Value	contains 64 bit Value to be written at the specified address.	

#### Returns

None.

# Xil\_SecureOut32

Performs an output operation for a memory location by writing the 32 bit Value to the the specified address and then reading it back to verify the value written in the register.

#### **Prototype**

INLINE u32 Xil\_SecureOut32(UINTPTR Addr, u32 Value);

#### **Parameters**

The following table lists the Xil\_SecureOut 32 function arguments.

#### Table 26: Xil\_SecureOut32 Arguments

Name	Description
Addr	contains the address to perform the output operation
Value	contains 32 bit Value to be written at the specified address

#### **Returns**

**Returns Status** 

- XST\_SUCCESS on success
- XST FAILURE on failure

# **Hardware Platform Information**

This file contains information about hardware for which the code is built.

The xplatform\_info.h file contains definitions for various available Xilinx platforms.

Also, it contains prototype of APIs, which can be used to get the platform information.



## **Table 27: Quick Function Reference**

Туре	Name	Arguments
u32	XGetPlatform_Info	void
u32	XGet_Zynq_UltraMp_Platform_info	void
u32	XGetPSVersion_Info	void

# **Functions**

# XGetPlatform\_Info

This API is used to provide information about platform.

#### **Prototype**

```
u32 XGetPlatform_Info();
```

#### **Returns**

The information about platform defined in xplatform\_info.h

# XGet\_Zynq\_UltraMp\_Platform\_info

This API is used to provide information about zyng ultrascale MP platform.

#### **Prototype**

```
u32 XGet_Zynq_UltraMp_Platform_info();
```

#### Returns

The information about zynq ultrascale MP platform defined in xplatform\_info.h

# XGetPSVersion\_Info

This API is used to provide information about PS Silicon version.

#### **Prototype**

```
u32 XGetPSVersion_Info();
```



The information about PS Silicon version.

# **Basic Data types for Xilinx Software IP**

The xil\_types.h file contains basic types for Xilinx software IP.

These data types are applicable for all processors supported by Xilinx.

# **Definitions**

# **#Define XIL\_COMPONENT\_IS\_READY**

#### Description

In device drivers, This macro will be assigned to "IsReady" member of driver instance to indicate that driver instance is initialized and ready to use.

## **#Define XIL\_COMPONENT\_IS\_STARTED**

#### Description

In device drivers, This macro will be assigned to "IsStarted" member of driver instance to indicate that driver instance is started and it can be enabled.

# #Define XUINT64\_MSW

#### Description

Return the most significant half of the 64 bit data type.

#### **Parameters**

The following table lists the XUINT64\_MSW function arguments.

#### Table 28: XUINT64\_MSW Arguments

Name	Description
х	is the 64 bit word.

#### Returns

The upper 32 bits of the 64 bit word.



# **#Define XUINT64\_LSW**

#### Description

Return the least significant half of the 64 bit data type.

#### **Parameters**

The following table lists the XUINT64\_LSW function arguments.

#### Table 29: XUINT64\_LSW Arguments

Name	Description
х	is the 64 bit word.

#### Returns

The lower 32 bits of the 64 bit word.

# **#Define UPPER\_32\_BITS**

#### Description

Returns 32-63 bits of a number.

**Note:** A basic shift-right of a 64- or 32-bit quantity. Use this to suppress the "right shift count >= width of type" warning when that quantity is 32-bits.

#### **Parameters**

The following table lists the UPPER\_32\_BITS function arguments.

#### Table 30: UPPER\_32\_BITS Arguments

Name	Description
n	: Number being accessed.

#### **Returns**

Bits 32-63 of number.

# **#Define LOWER\_32\_BITS**

#### **Description**

Returns 0-31 bits of a number.



#### **Parameters**

The following table lists the LOWER\_32\_BITS function arguments.

#### Table 31: LOWER\_32\_BITS Arguments

Name	Description
n	: Number being accessed.

#### Returns

Bits 0-31 of number

# **Customized APIs for Memory Operations**

The xil\_mem.h file contains prototype for functions related to memory operations.

These APIs are applicable for all processors supported by Xilinx.

Table 32: Quick Function Reference

Туре	Name	Arguments
void	Xil_MemCpy	void * dst const void * src u32 cnt

# **Functions**

# Xil\_MemCpy

This function copies memory from once location to other.

#### **Prototype**

void Xil\_MemCpy(void \*dst, const void \*src, u32 cnt);

#### **Parameters**

The following table lists the Xil\_MemCpy function arguments.



#### Table 33: Xil MemCpy Arguments

Name	Description
dst	pointer pointing to destination memory
src	pointer pointing to source memory
cnt	32 bit length of bytes to be copied

# Xilinx software status codes

The xstatus.h file contains the Xilinx software status codes. These codes are used throughout the Xilinx device drivers.

# **Test Utilities for Memory and Caches**

The xil\_testcache.h, xil\_testio.h and the xil\_testmem.h files contain utility functions to test cache and memory.

Details of supported tests and subtests are listed below.

- Cache test: xil\_testcache.h contains utility functions to test cache.
- I/O test: The Xil\_testio.h file contains endian related memory IO functions. A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected.
- Memory test: The xil\_testmem.h file contains utility functions to test memory. A subset of the
  memory tests can be selected or all of the tests can be run in order. If there is an error
  detected by a subtest, the test stops and the failure code is returned. Further tests are not run
  even if all of the tests are selected.

Following list describes the supported memory tests:

- XIL TESTMEM ALLMEMTESTS: This test runs all of the subtests.
- XIL\_TESTMEM\_INCREMENT: This test starts at 'XIL\_TESTMEM\_INIT\_VALUE' and uses the incrementing value as the test value for memory.
- XIL\_TESTMEM\_WALKONES: Also known as the Walking ones test. This test uses a walking '1' as the test value for memory.

```
location 1 = 0x00000001
location 2 = 0x00000002
```



• XIL\_TESTMEM\_WALKZEROS: Also known as the Walking zero's test. This test uses the inverse value of the walking ones test as the test value for memory.

```
location 1 = 0xFFFFFFE
location 2 = 0xFFFFFFFD
...
```

- XIL\_TESTMEM\_INVERSEADDR: Also known as the inverse address test. This test uses the inverse of the address of the location under test as the test value for memory.
- XIL\_TESTMEM\_FIXEDPATTERN: Also known as the fixed pattern test. This test uses the provided patters as the test value for memory. If zero is provided as the pattern the test uses '0xDEADBEEF".



**CAUTION!** The tests are **DESTRUCTIVE**. Run before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity except for the NULL case. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

Table 34: Quick Function Reference

Туре	Name	Arguments
s32	Xil_TestMem32	u32 * Addr u32 Words u32 Pattern u8 Subtest
s32	Xil_TestMem16	u16 * Addr u32 Words u16 Pattern u8 Subtest
s32	Xil_TestMem8	u8 * Addr u32 Words u8 Pattern u8 Subtest
u32	RotateLeft	u32 Input u8 Width
u32	RotateRight	u32 Input u8 Width



Table 34: Quick Function Reference (cont'd)

Туре	Name	Arguments
s32	Xil_TestDCacheRange	void
s32	XiI_TestDCacheAll	void
s32	Xil_TestICacheRange	void
s32	Xil_TestICacheAll	void
s32	Xil_TestIO8	u8 * Addr s32 Length u8 Value
s32	Xil_TestIO16	u16 * Addr s32 Length u16 Value s32 Kind s32 Swap
s32	Xil_TestIO32	u32 * Addr s32 Length u32 Value s32 Kind s32 Swap

# **Functions**

# Xil\_TestMem32

Perform a destructive 32-bit wide memory test.

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

#### **Prototype**

s32 Xil\_TestMem32(u32 \*Addr, u32 Words, u32 Pattern, u8 Subtest);



#### **Parameters**

The following table lists the Xil\_TestMem32 function arguments.

Table 35: Xil\_TestMem32 Arguments

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	test type selected. See xil_testmem.h for possible values.

#### Returns

- 0 is returned for a pass
- 1 is returned for a failure

## Xil\_TestMem16

Perform a destructive 16-bit wide memory test.

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

#### **Prototype**

s32 Xil\_TestMem16(u16 \*Addr, u32 Words, u16 Pattern, u8 Subtest);

#### **Parameters**

The following table lists the Xil\_TestMem16 function arguments.

*Table 36:* Xil\_TestMem16 Arguments

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant Pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.



# Xil\_TestMem8

Perform a destructive 8-bit wide memory test.

**Note:** Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 \*\* Width, the patterns used in XIL\_TESTMEM\_WALKONES and XIL\_TESTMEM\_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL\_TESTMEM\_INCREMENT and XIL\_TESTMEM\_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

#### **Prototype**

```
s32 Xil_TestMem8(u8 *Addr, u32 Words, u8 Pattern, u8 Subtest);
```

#### **Parameters**

The following table lists the Xil\_TestMem8 function arguments.

#### Table 37: Xil\_TestMem8 Arguments

Name	Description
Addr	pointer to the region of memory to be tested.
Words	length of the block.
Pattern	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
Subtest	type of test selected. See xil_testmem.h for possible values.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

# RotateLeft

Rotates the provided value to the left one bit position.

#### **Prototype**

```
u32 RotateLeft(u32 Input, u8 Width);
```

#### **Parameters**

The following table lists the RotateLeft function arguments.





**Table 38: RotateLeft Arguments** 

Name	Description
Input	is value to be rotated to the left
Width	is the number of bits in the input data

The resulting unsigned long value of the rotate left

# RotateRight

Rotates the provided value to the right one bit position.

#### **Prototype**

u32 RotateRight(u32 Input, u8 Width);

#### **Parameters**

The following table lists the RotateRight function arguments.

#### **Table 39: RotateRight Arguments**

Name	Description
Input	value to be rotated to the right
Width	number of bits in the input data

#### Returns

The resulting u32 value of the rotate right

# Xil\_TestDCacheRange

Perform DCache range related API test such as Xil\_DCacheFlushRange and Xil\_DCacheInvalidateRange.

This test function writes a constant value to the Data array, flushes the range, writes a new value, then invalidates the corresponding range.

### **Prototype**

s32 Xil\_TestDCacheRange(void);



- -1 is returned for a failure
- 0 is returned for a pass

# Xil\_TestDCacheAll

Perform DCache all related API test such as Xil\_DCacheFlush and Xil\_DCacheInvalidate.

This test function writes a constant value to the Data array, flushes the DCache, writes a new value, then invalidates the DCache.

#### **Prototype**

```
s32 Xil_TestDCacheAll(void);
```

#### Returns

- 0 is returned for a pass
- -1 is returned for a failure

# Xil\_TestICacheRange

Perform Xil\_ICacheInvalidateRange() on a few function pointers.

Note: The function will hang if it fails.

#### **Prototype**

```
s32 Xil_TestICacheRange(void);
```

#### Returns

• 0 is returned for a pass

# Xil\_TestICacheAll

Perform Xil\_ICacheInvalidate() on a few function pointers.

Note: The function will hang if it fails.

#### **Prototype**

s32 Xil\_TestICacheAll(void);





• 0 is returned for a pass

## Xil\_TestIO8

Perform a destructive 8-bit wide register IO test where the register is accessed using Xil\_Out8 and Xil\_In8, and comparing the written values by reading them back.

#### **Prototype**

```
s32 Xil_TestIO8(u8 *Addr, s32 Length, u8 Value);
```

#### **Parameters**

The following table lists the Xil\_TestIO8 function arguments.

#### *Table 40:* Xil\_TestIO8 Arguments

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

# Xil\_TestIO16

Perform a destructive 16-bit wide register IO test.

Each location is tested by sequentially writing a 16-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence, Xil\_Out16LE/Xil\_Out16BE, Xil\_In16, Compare In-Out values, Xil\_Out16, Xil\_In16LE/Xil\_In16BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

#### **Prototype**

s32 Xil\_TestIO16(u16 \*Addr, s32 Length, u16 Value, s32 Kind, s32 Swap);



#### **Parameters**

The following table lists the Xil\_TestIO16 function arguments.

*Table 41:* Xil\_TestIO16 Arguments

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.
Kind	Type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
Swap	indicates whether to byte swap the read-in value.

#### Returns

- -1 is returned for a failure
- 0 is returned for a pass

# Xil TestIO32

Perform a destructive 32-bit wide register IO test.

Each location is tested by sequentially writing a 32-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function perform the following sequence, Xil\_Out32LE/ Xil\_Out32BE, Xil\_In32, Compare, Xil\_Out32, Xil\_In32LE/Xil\_In32BE, Compare. Whether to swap the read-in value \*before comparing is controlled by the 5th argument.

#### **Prototype**

```
s32 Xil_TestIO32(u32 *Addr, s32 Length, u32 Value, s32 Kind, s32 Swap);
```

#### **Parameters**

The following table lists the Xil\_TestIO32 function arguments.

Table 42: Xil\_TestIO32 Arguments

Name	Description
Addr	a pointer to the region of memory to be tested.
Length	Length of the block.
Value	constant used for writing the memory.
Kind	type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.



## Table 42: Xil\_TestIO32 Arguments (cont'd)

Name	Description
Swap	indicates whether to byte swap the read-in value.

#### **Returns**

- -1 is returned for a failure
- 0 is returned for a pass



# Microblaze Processor API

# Microblaze Processor API

This section provides a linked summary and detailed descriptions of the Microblaze Processor APIs.

# Microblaze Pseudo-asm Macros and Interrupt Handling APIs

Microblaze BSP includes macros to provide convenient access to various registers in the MicroBlaze processor.

Some of these macros are very useful within exception handlers for retrieving information about the exception. Also, the interrupt handling functions help manage interrupt handling on MicroBlaze processor devices. To use these functions, include the header file mb\_interface. h in your source code

**Table 43: Quick Function Reference** 

Туре	Name	Arguments
void	microblaze_register_handler	XInterruptHandler Handler void * DataPtr
void	microblaze_register_exception_handler	u32 ExceptionId Top void * DataPtr



# **Functions**

# microblaze\_register\_handler

Registers a top-level interrupt handler for the MicroBlaze.

The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

#### **Prototype**

void microblaze\_register\_handler(XInterruptHandler Handler, void \*DataPtr);

#### **Parameters**

The following table lists the microblaze\_register\_handler function arguments.

#### Table 44: microblaze\_register\_handler Arguments

Name	Description
Handler	Top level handler.
DataPtr	a reference to data that will be passed to the handler when it gets called.

#### **Returns**

None.

# microblaze\_register\_exception\_handler

Registers an exception handler for the MicroBlaze.

The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

#### **Prototype**

```
void microblaze_register_exception_handler(u32 ExceptionId,
Xil_ExceptionHandler Handler, void *DataPtr);
```

#### **Parameters**

The following table lists the microblaze\_register\_exception\_handler function arguments.



#### Table 45: microblaze\_register\_exception\_handler Arguments

Name	Description
ExceptionId	is the id of the exception to register this handler for.
Тор	level handler.
DataPtr	is a reference to data that will be passed to the handler when it gets called.

#### Returns

None.

# **Definitions**

# **#Define mfgpr**

#### **Description**

Return value from the general purpose register (GPR) rn.

#### **Parameters**

The following table lists the mfgpr function arguments.

#### **Table 46: mfgpr Arguments**

Name	Description
rn	General purpose register to be read.

# **#Define mfmsr**

#### **Description**

Return the current value of the MSR.

#### **Parameters**

The following table lists the mfmsr function arguments.

#### **Table 47: mfmsr Arguments**

Name	Description
None	



## **#Define mfear**

### Description

Return the current value of the Exception Address Register (EAR).

#### **Parameters**

The following table lists the mfear function arguments.

### **Table 48: mfear Arguments**

Name	Description
None	

## **#Define mfeare**

### **Description**

## **#Define mfesr**

## Description

Return the current value of the Exception Status Register (ESR).

#### **Parameters**

The following table lists the mfesr function arguments.

### **Table 49: mfesr Arguments**

	Name	Description
ı	None	

## **#Define mffsr**

### **Description**

Return the current value of the Floating Point Status (FPS).

#### **Parameters**

The following table lists the mffsr function arguments.



**Table 50: mffsr Arguments** 

	Name	Description
ĺ	None	

# **MicroBlaze Exception APIs**

The xil\_exception.h file, available in the <install-directory>/src/microblaze folder, contains Microblaze specific exception related APIs and macros.

Application programs can use these APIs for various exception related operations. For example, enable exception, disable exception, register exception hander.

Note: To use exception related functions, xil\_exception.h must be added in source code

**Table 51: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_ExceptionNullHandler	void * Data
void	Xil_ExceptionInit	void
void	Xil_ExceptionEnable	void
void	Xil_ExceptionDisable	void
void	Xil_ExceptionRegisterHandler	u32 Id Xil_ExceptionHandler Handler void * Data
void	Xil_ExceptionRemoveHandler	u32 Id

## **Functions**

## Xil\_ExceptionNullHandler

This function is a stub handler that is the default handler that gets called if the application has not setup a handler for a specific exception.

The function interface has to match the interface specified for a handler even though none of the arguments are used.



### **Prototype**

void Xil\_ExceptionNullHandler(void \*Data);

#### **Parameters**

The following table lists the Xil\_ExceptionNullHandler function arguments.

### **Table 52: Xil\_ExceptionNullHandler Arguments**

Name	Description
Data	unused by this function.

## Xil\_ExceptionInit

Initialize exception handling for the processor.

The exception vector table is setup with the stub handler for all exceptions.

### **Prototype**

void Xil\_ExceptionInit(void);

#### Returns

None.

## Xil\_ExceptionEnable

Enable Exceptions.

#### **Prototype**

void Xil\_ExceptionEnable(void);

#### Returns

None.

## Xil\_ExceptionDisable

Disable Exceptions.

### **Prototype**

void Xil\_ExceptionDisable(void);



#### **Returns**

None.

## Xil\_ExceptionRegisterHandler

Makes the connection between the Id of the exception source and the associated handler that is to run when the exception is recognized.

The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

### **Prototype**

void Xil\_ExceptionRegisterHandler(u32 Id, Xil\_ExceptionHandler Handler,
void \*Data);

#### **Parameters**

The following table lists the Xil\_ExceptionRegisterHandler function arguments.

### **Table 53: Xil\_ExceptionRegisterHandler Arguments**

Name	Description
Id	contains the 32 bit ID of the exception source and should be XIL_EXCEPTION_INT or be in the range of 0 to XIL_EXCEPTION_LAST. See xil_mach_exception.h for further information.
Handler	handler function to be registered for exception
Data	a reference to data that will be passed to the handler when it gets called.

## Xil\_ExceptionRemoveHandler

Removes the handler for a specific exception Id.

The stub handler is then registered for this exception Id.

#### **Prototype**

void Xil\_ExceptionRemoveHandler(u32 Id);

#### **Parameters**

The following table lists the Xil\_ExceptionRemoveHandler function arguments.



### Table 54: Xil\_ExceptionRemoveHandler Arguments

Name	Description
Id	contains the 32 bit ID of the exception source and should be XIL_EXCEPTION_INT or in the range of 0 to XIL_EXCEPTION_LAST. See xexception_l.h for further information.

# **MicroBlaze Cache APIs**

This contains implementation of cache related driver functions.

The xil\_cache.h file contains cache related driver functions (or macros) that can be used to access the device.

The user should refer to the hardware device specification for more details of the device operation. The functions in this header file can be used across all Xilinx supported processors.

### **Table 55: Quick Function Reference**

Туре	Name	Arguments
void	Xil_DCacheDisable	void
void	Xil_ICacheDisable	void

## **Functions**

## Xil\_DCacheDisable

Disable the data cache.

### **Prototype**

void Xil\_DCacheDisable(void);

#### Returns

None.

## Xil\_ICacheDisable

Disable the instruction cache.



#### **Prototype**

void Xil\_ICacheDisable(void);

#### Returns

None.

## **Definitions**

## #Define Xil\_L1DCacheInvalidate

### Description

Invalidate the entire L1 data cache.

If the cacheline is modified (dirty), the modified contents are lost.

Note: Processor must be in real mode.

## #Define Xil\_L2CacheInvalidate

### Description

Invalidate the entire L2 data cache.

If the cacheline is modified (dirty), the modified contents are lost.

Note: Processor must be in real mode.

## #Define Xil\_L1DCacheInvalidateRange

### Description

Invalidate the L1 data cache for the given address range.

If the bytes specified by the address (Addr) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

Note: Processor must be in real mode.

#### **Parameters**

The following table lists the Xil\_L1DCacheInvalidateRange function arguments.



Table 56: Xil\_L1DCacheInvalidateRange Arguments

Name	Description
Addr	is address of range to be invalidated.
Len	is the length in bytes to be invalidated.

## #Define Xil\_L2CacheInvalidateRange

### Description

Invalidate the L1 data cache for the given address range.

If the bytes specified by the address (Addr) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

Note: Processor must be in real mode.

#### **Parameters**

The following table lists the Xil\_L2CacheInvalidateRange function arguments.

Table 57: Xil\_L2CacheInvalidateRange Arguments

Name	Description
Addr	address of range to be invalidated.
Len	length in bytes to be invalidated.

## #Define Xil\_L1DCacheFlushRange

### Description

Flush the L1 data cache for the given address range.

If the bytes specified by the address (Addr) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

#### **Parameters**

The following table lists the Xil\_L1DCacheFlushRange function arguments.

Table 58: Xil\_L1DCacheFlushRange Arguments

Name	Description
Addr	the starting address of the range to be flushed.
Len	length in byte to be flushed.



## #Define Xil\_L2CacheFlushRange

### Description

Flush the L2 data cache for the given address range.

If the bytes specified by the address (Addr) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

#### **Parameters**

The following table lists the Xi1\_L2CacheFlushRange function arguments.

#### Table 59: Xil\_L2CacheFlushRange Arguments

Name	Description
Addr	the starting address of the range to be flushed.
Len	length in byte to be flushed.

## #Define Xil\_L1DCacheFlush

### Description

Flush the entire L1 data cache.

If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

## #Define Xil\_L2CacheFlush

### Description

Flush the entire L2 data cache.

If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

## #Define Xil\_L1ICacheInvalidateRange

### Description

Invalidate the instruction cache for the given address range.

#### **Parameters**

The following table lists the Xil\_L1ICacheInvalidateRange function arguments.



### Table 60: Xil\_L1ICacheInvalidateRange Arguments

Name	Description
Addr	is address of ragne to be invalidated.
Len	is the length in bytes to be invalidated.

## #Define Xil\_L1ICacheInvalidate

### Description

Invalidate the entire instruction cache.

## #Define Xil\_L1DCacheEnable

### Description

Enable the L1 data cache.

**Note:** This is processor specific.

## #Define Xil\_L1DCacheDisable

## Description

Disable the L1 data cache.

**Note:** This is processor specific.

## #Define Xil\_L1ICacheEnable

### Description

Enable the instruction cache.

**Note:** This is processor specific.

## #Define Xil\_L1ICacheDisable

### Description

Disable the L1 Instruction cache.

Note: This is processor specific.



## #Define Xil\_DCacheEnable

### Description

Enable the data cache.

## #Define Xil\_ICacheEnable

### Description

Enable the instruction cache.

## #Define Xil\_DCacheInvalidate

### **Description**

Invalidate the entire Data cache.

## #Define Xil\_DCacheInvalidateRange

### Description

Invalidate the Data cache for the given address range.

If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateRange function arguments.

Table 61: Xil\_DCacheInvalidateRange Arguments

Name	Description
Addr	Start address of range to be invalidated.
Len	Length of range to be invalidated in bytes.

## #Define Xil\_DCacheFlush

### Description

Flush the entire Data cache.



## #Define Xil\_DCacheFlushRange

### Description

Flush the Data cache for the given address range.

If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the written to system memory first before the before the line is invalidated.

#### **Parameters**

The following table lists the Xil\_DCacheFlushRange function arguments.

### Table 62: Xil\_DCacheFlushRange Arguments

Name	Description
Addr	Start address of range to be flushed.
Len	Length of range to be flushed in bytes.

## #Define Xil\_ICacheInvalidate

### Description

Invalidate the entire instruction cache.

# **MicroBlaze Processor FSL Macros**

Microblaze BSP includes macros to provide convenient access to accelerators connected to the MicroBlaze Fast Simplex Link (FSL) Interfaces. To use these functions, include the header file fsl.h in your source code.

## **Definitions**

## **#Define getfslx**

### Description

Performs a get function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the getfslx function arguments.



### **Table 63: getfslx Arguments**

Name	Description
val	variable to sink data from get function
id	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## **#Define putfslx**

### **Description**

Performs a put function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the putfslx function arguments.

### **Table 64: putfslx Arguments**

Name	Description
val	variable to source data to put function
id	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## **#Define tgetfslx**

### Description

Performs a test get function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the tgetfslx function arguments.

### **Table 65: tgetfslx Arguments**

Name	Description
val	variable to sink data from get function
id	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags



## **#Define tputfslx**

### **Description**

Performs a put function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the tputfslx function arguments.

### **Table 66: tputfslx Arguments**

Name	Description
id	FSL identifier
flags	valid FSL macro flags

## **#Define getdfslx**

### **Description**

Performs a getd function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the getdfslx function arguments.

### **Table 67: getdfslx Arguments**

Name	Description
val	variable to sink data from getd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## **#Define putdfslx**

### Description

Performs a putd function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the putdfslx function arguments.



### **Table 68: putdfslx Arguments**

Name	Description
val	variable to source data to putd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## **#Define tgetdfslx**

### **Description**

Performs a test getd function on an input FSL of the MicroBlaze processor;.

#### **Parameters**

The following table lists the tgetdfslx function arguments.

### **Table 69: tgetdfslx Arguments**

Name	Description
val	variable to sink data from getd function
var	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
flags	valid FSL macro flags

## **#Define tputdfslx**

### Description

Performs a put function on an input FSL of the MicroBlaze processor.

#### **Parameters**

The following table lists the tputdfslx function arguments.

## **Table 70: tputdfslx Arguments**

Name	Description
var	FSL identifier
flags	valid FSL macro flags



# Microblaze PVR access routines and macros

MicroBlaze processor v5.00.a and later versions have configurable Processor Version Registers (PVRs).

The contents of the PVR are captured using the pvr\_t data structure, which is defined as an array of 32-bit words, with each word corresponding to a PVR register on hardware. The number of PVR words is determined by the number of PVRs configured in the hardware. You should not attempt to access PVR registers that are not present in hardware, as the pvr\_t data structure is resized to hold only as many PVRs as are present in hardware. To access information in the PVR:

- 1. Use the microblaze\_get\_pvr() function to populate the PVR data into a pvr\_t data structure.
- 2. In subsequent steps, you can use any one of the PVR access macros list to get individual data stored in the PVR.
- 3. pvr.h header file must be included to source to use PVR macros.

## **Definitions**

## #Define MICROBLAZE\_PVR\_IS\_FULL

### **Description**

Return non-zero integer if PVR is of type FULL, 0 if basic.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_IS\_FULL function arguments.

### Table 71: MICROBLAZE\_PVR\_IS\_FULL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_BARREL

### Description

Return non-zero integer if hardware barrel shifter present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_BARREL function arguments.



### Table 72: MICROBLAZE\_PVR\_USE\_BARREL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_DIV

### **Description**

Return non-zero integer if hardware divider present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_DIV function arguments.

### Table 73: MICROBLAZE\_PVR\_USE\_DIV Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_HW\_MUL

## Description

Return non-zero integer if hardware multiplier present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_HW\_MUL function arguments.

### Table 74: MICROBLAZE\_PVR\_USE\_HW\_MUL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_FPU

### Description

Return non-zero integer if hardware floating point unit (FPU) present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_FPU function arguments.



## Table 75: MICROBLAZE\_PVR\_USE\_FPU Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_ICACHE

### **Description**

Return non-zero integer if I-cache present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_ICACHE function arguments.

### Table 76: MICROBLAZE\_PVR\_USE\_ICACHE Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_DCACHE

## Description

Return non-zero integer if D-cache present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_DCACHE function arguments.

### Table 77: MICROBLAZE\_PVR\_USE\_DCACHE Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_MICROBLAZE\_VERSION**

### Description

Return MicroBlaze processor version encoding.

Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to actual hardware versions.



#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_MICROBLAZE\_VERSION function arguments.

### Table 78: MICROBLAZE\_PVR\_MICROBLAZE\_VERSION Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USER1

## Description

Return the USER1 field stored in the PVR.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USER1 function arguments.

### Table 79: MICROBLAZE\_PVR\_USER1 Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USER2

### **Description**

Return the USER2 field stored in the PVR.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USER2 function arguments.

### **Table 80: MICROBLAZE PVR USER2 Arguments**

Name	Description
_pvr	pvr data structure



## #Define MICROBLAZE\_PVR\_D\_AXI

### Description

## #Define MICROBLAZE\_PVR\_D\_LMB

### Description

Return non-zero integer if Data Side PLB interface is present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_D\_LMB function arguments.

#### Table 81: MICROBLAZE\_PVR\_D\_LMB Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_D\_PLB

## **Description**

Return non-zero integer if Data Side PLB interface is present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_D\_PLB function arguments.

### Table 82: MICROBLAZE\_PVR\_D\_PLB Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_I\_LMB

### Description

Return non-zero integer if Instruction Side Local Memory Bus (LMB) interface present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_I\_LMB function arguments.



### Table 83: MICROBLAZE\_PVR\_I\_LMB Arguments

ĺ	Name	Description
	_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_I\_PLB

### **Description**

Return non-zero integer if Instruction Side PLB interface present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_I\_PLB function arguments.

### Table 84: MICROBLAZE\_PVR\_I\_PLB Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_INTERRUPT\_IS\_EDGE

### Description

Return non-zero integer if interrupts are configured as edge-triggered.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_INTERRUPT\_IS\_EDGE function arguments.

### Table 85: MICROBLAZE\_PVR\_INTERRUPT\_IS\_EDGE Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_EDGE\_IS\_POSITIVE**

### Description

Return non-zero integer if interrupts are configured as positive edge triggered.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_EDGE\_IS\_POSITIVE function arguments.



### Table 86: MICROBLAZE\_PVR\_EDGE\_IS\_POSITIVE Arguments

	Name	Description
_pvr		pvr data structure

## **#Define MICROBLAZE\_PVR\_INTERCONNECT**

### **Description**

Return non-zero if MicroBlaze processor has PLB interconnect; otherwise return zero.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_INTERCONNECT function arguments.

### Table 87: MICROBLAZE\_PVR\_INTERCONNECT Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_USE\_MUL64

## Description

Return non-zero integer if MicroBlaze processor supports 64-bit products for multiplies.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_USE\_MUL64 function arguments.

#### Table 88: MICROBLAZE\_PVR\_USE\_MUL64 Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_OPCODE\_0x0\_ILLEGAL

### Description

Return non-zero integer if opcode 0x0 is treated as an illegal opcode.

multiplies.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_OPCODE\_0x0\_ILLEGAL function arguments.



### Table 89: MICROBLAZE\_PVR\_OPCODE\_0x0\_ILLEGAL Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_UNALIGNED\_EXCEPTION

### **Description**

Return non-zero integer if unaligned exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_UNALIGNED\_EXCEPTION function arguments.

### Table 90: MICROBLAZE\_PVR\_UNALIGNED\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_ILL\_OPCODE\_EXCEPTION**

### Description

Return non-zero integer if illegal opcode exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ILL\_OPCODE\_EXCEPTION function arguments.

Table 91: MICROBLAZE\_PVR\_ILL\_OPCODE\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_IPLB\_BUS\_EXCEPTION

### Description

Return non-zero integer if I-PLB exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_IPLB\_BUS\_EXCEPTION function arguments.



### Table 92: MICROBLAZE\_PVR\_IPLB\_BUS\_EXCEPTION Arguments

	Name	Description
_pvr	r	pvr data structure

## #Define MICROBLAZE\_PVR\_DPLB\_BUS\_EXCEPTION

### **Description**

Return non-zero integer if I-PLB exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DPLB\_BUS\_EXCEPTION function arguments.

### Table 93: MICROBLAZE\_PVR\_DPLB\_BUS\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_DIV\_ZERO\_EXCEPTION**

### Description

Return non-zero integer if divide by zero exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DIV\_ZERO\_EXCEPTION function arguments.

#### Table 94: MICROBLAZE\_PVR\_DIV\_ZERO\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_FPU\_EXCEPTION**

### Description

Return non-zero integer if FPU exceptions are supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_FPU\_EXCEPTION function arguments.



### Table 95: MICROBLAZE\_PVR\_FPU\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_FSL\_EXCEPTION**

### **Description**

Return non-zero integer if FSL exceptions are present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_FSL\_EXCEPTION function arguments.

### Table 96: MICROBLAZE\_PVR\_FSL\_EXCEPTION Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_DEBUG\_ENABLED

## Description

Return non-zero integer if debug is enabled.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DEBUG\_ENABLED function arguments.

### Table 97: MICROBLAZE\_PVR\_DEBUG\_ENABLED Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_NUMBER\_OF\_PC\_BRK

### Description

Return the number of hardware PC breakpoints available.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_NUMBER\_OF\_PC\_BRK function arguments.



### Table 98: MICROBLAZE\_PVR\_NUMBER\_OF\_PC\_BRK Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_NUMBER\_OF\_RD\_ADDR\_BRK

### Description

Return the number of read address hardware watchpoints supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_NUMBER\_OF\_RD\_ADDR\_BRK function arguments.

#### Table 99: MICROBLAZE\_PVR\_NUMBER\_OF\_RD\_ADDR\_BRK Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_NUMBER\_OF\_WR\_ADDR\_BRK

### Description

Return the number of write address hardware watchpoints supported.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_NUMBER\_OF\_WR\_ADDR\_BRK function arguments.

#### Table 100: MICROBLAZE PVR NUMBER OF WR ADDR BRK Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_FSL\_LINKS

### **Description**

Return the number of FSL links present.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_FSL\_LINKS function arguments.



### Table 101: MICROBLAZE\_PVR\_FSL\_LINKS Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_ICACHE\_ADDR\_TAG\_BITS**

### Description

Return the number of address tag bits for the I-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_ADDR\_TAG\_BITS function arguments.

### Table 102: MICROBLAZE\_PVR\_ICACHE\_ADDR\_TAG\_BITS Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_ICACHE\_ALLOW\_WR

### Description

Return non-zero if writes to I-caches are allowed.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_ALLOW\_WR function arguments.

### Table 103: MICROBLAZE\_PVR\_ICACHE\_ALLOW\_WR Arguments

	Name	Description
[-	pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_ICACHE\_LINE\_LEN

### Description

Return the length of each I-cache line in bytes.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_LINE\_LEN function arguments.



### Table 104: MICROBLAZE\_PVR\_ICACHE\_LINE\_LEN Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_ICACHE\_BYTE\_SIZE

### **Description**

Return the size of the D-cache in bytes.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_BYTE\_SIZE function arguments.

### Table 105: MICROBLAZE\_PVR\_ICACHE\_BYTE\_SIZE Arguments

Name	Description
_pvr	pvr data structure

## **#Define MICROBLAZE\_PVR\_DCACHE\_ADDR\_TAG\_BITS**

### Description

Return the number of address tag bits for the D-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_ADDR\_TAG\_BITS function arguments.

### Table 106: MICROBLAZE\_PVR\_DCACHE\_ADDR\_TAG\_BITS Arguments

	Name	Description
ſ	_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_DCACHE\_ALLOW\_WR

### Description

Return non-zero if writes to D-cache are allowed.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_ALLOW\_WR function arguments.



## Table 107: MICROBLAZE\_PVR\_DCACHE\_ALLOW\_WR Arguments

Name	Description
_pvr	pvr data structure

## #Define MICROBLAZE\_PVR\_DCACHE\_LINE\_LEN

### **Description**

Return the length of each line in the D-cache in bytes.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_LINE\_LEN function arguments.

### Table 108: MICROBLAZE\_PVR\_DCACHE\_LINE\_LEN Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_DCACHE\_BYTE\_SIZE

## Description

Return the size of the D-cache in bytes.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_BYTE\_SIZE function arguments.

### Table 109: MICROBLAZE\_PVR\_DCACHE\_BYTE\_SIZE Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_ICACHE\_BASEADDR

### Description

Return the base address of the I-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_BASEADDR function arguments.



### Table 110: MICROBLAZE\_PVR\_ICACHE\_BASEADDR Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_ICACHE\_HIGHADDR

### **Description**

Return the high address of the I-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_ICACHE\_HIGHADDR function arguments.

### Table 111: MICROBLAZE\_PVR\_ICACHE\_HIGHADDR Arguments

Name	Description	
_pvr	pvr data structure	

## **#Define MICROBLAZE\_PVR\_DCACHE\_BASEADDR**

### Description

Return the base address of the D-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_BASEADDR function arguments.

### Table 112: MICROBLAZE\_PVR\_DCACHE\_BASEADDR Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_DCACHE\_HIGHADDR

### Description

Return the high address of the D-cache.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_DCACHE\_HIGHADDR function arguments.



### Table 113: MICROBLAZE\_PVR\_DCACHE\_HIGHADDR Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_TARGET\_FAMILY

### **Description**

Return the encoded target family identifier.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_TARGET\_FAMILY function arguments.

### Table 114: MICROBLAZE\_PVR\_TARGET\_FAMILY Arguments

Name	Description	
_pvr	pvr data structure	

## #Define MICROBLAZE\_PVR\_MSR\_RESET\_VALUE

## Description

Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to target family name strings.

#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_MSR\_RESET\_VALUE function arguments.

### Table 115: MICROBLAZE\_PVR\_MSR\_RESET\_VALUE Arguments

Name	Description	
_pvr	pvr data structure	

## **#Define MICROBLAZE\_PVR\_MMU\_TYPE**

### **Description**

Returns the value of C\_USE\_MMU.

Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from MMU type values to MMU function.



#### **Parameters**

The following table lists the MICROBLAZE\_PVR\_MMU\_TYPE function arguments.

### Table 116: MICROBLAZE\_PVR\_MMU\_TYPE Arguments

Name	Description	
_pvr	pvr data structure	

# **Sleep Routines for Microblaze**

The microblaze\_sleep.h file contains microblaze sleep APIs.

These APIs provides delay for requested duration.

**Note:** The microblaze\_sleep.h file may contain architecture-dependent items.

### **Table 117: Quick Function Reference**

Туре	Name	Arguments
void	Xil_SleepAxiTimer	void
void	XTime_StartAxiTimer	void
void	MB_Sleep	MilliSeconds-

## **Functions**

## Xil\_SleepAxiTimer

### **Prototype**

void Xil\_SleepAxiTimer(u32 delay, u64 frequency);

## XTime\_StartAxiTimer

### **Prototype**

void XTime\_StartAxiTimer();



## MB\_Sleep

Provides delay for requested duration.

**Note:** Instruction cache should be enabled for this to work.

### **Prototype**

```
void MB_Sleep(u32 MilliSeconds) __attribute__((__deprecated__));
```

### **Parameters**

The following table lists the MB\_Sleep function arguments.

## **Table 118: MB\_Sleep Arguments**

Name	Description	
MilliSeconds-	Delay time in milliseconds.	

#### **Returns**

None.





# **ARM Processor Common API**

This section provides a linked summary and detailed descriptions of the ARM Processor Common APIs.

Note: These APIs are applicable for the Cortex-A72 processor as well.

# **ARM Processor Exception Handling**

ARM processors specific exception related APIs for Cortex Armv8-A, A9 and R5 can utilized for enabling/disabling IRQ, registering/removing handler for exceptions or initializing exception vector table with null handler.

**Table 119: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_ExceptionRegisterHandler	exception_id Xil_ExceptionHandler Handler void * Data
void	Xil_ExceptionRemoveHandler	exception_id
void	Xil_GetExceptionRegisterHandler	exception_id Xil_ExceptionHandler * Handler void ** Data
void	Xil_ExceptionInit	None.
void	Xil_DataAbortHandler	None
void	Xil_PrefetchAbortHandler	None
void	Xil_UndefinedExceptionHandler	None



## **Functions**

## Xil\_ExceptionRegisterHandler

Register a handler for a specific exception.

This handler is being called when the processor encounters the specified exception.

Note: None.

### **Prototype**

void Xil\_ExceptionRegisterHandler(u32 Exception\_id, Xil\_ExceptionHandler
Handler, void \*Data);

#### **Parameters**

The following table lists the Xil\_ExceptionRegisterHandler function arguments.

### *Table 120:* Xil\_ExceptionRegisterHandler Arguments

Name	Description
exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
Handler	to the Handler for that exception.
Data	is a reference to Data that will be passed to the Handler when it gets called.

#### **Returns**

None.

## Xil\_ExceptionRemoveHandler

Removes the Handler for a specific exception Id.

The stub Handler is then registered for this exception Id.

Note: None.

### **Prototype**

void Xil\_ExceptionRemoveHandler(u32 Exception\_id);

#### **Parameters**

The following table lists the Xil\_ExceptionRemoveHandler function arguments.



### Table 121: Xil\_ExceptionRemoveHandler Arguments

Name	Description
exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.

#### **Returns**

None.

## Xil\_GetExceptionRegisterHandler

Get a handler for a specific exception.

This handler is being called when the processor encounters the specified exception.

Note: None.

### **Prototype**

void Xil\_GetExceptionRegisterHandler(u32 Exception\_id, Xil\_ExceptionHandler
\*Handler, void \*\*Data);

#### **Parameters**

The following table lists the Xil\_GetExceptionRegisterHandler function arguments.

### **Table 122: Xil\_GetExceptionRegisterHandler Arguments**

Name	Description
exception_id	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
Handler	to the Handler for that exception.
Data	is a reference to Data that will be passed to the Handler when it gets called.

#### Returns

None.

## Xil\_ExceptionInit

The function is a common API used to initialize exception handlers across all supported arm processors.



For ARM v8-A, Cortex-R5, and Cortex-A9, the exception handlers are being initialized statically and this function does not do anything. However, it is still present to take care of backward compatibility issues (in earlier versions of BSPs, this API was being used to initialize exception handlers).

Note: None.

### **Prototype**

void Xil\_ExceptionInit(void);

#### **Parameters**

The following table lists the Xil\_ExceptionInit function arguments.

### Table 123: Xil\_ExceptionInit Arguments

Name	Description
None.	

#### **Returns**

None.

## Xil\_DataAbortHandler

Default Data abort handler which prints data fault status register through which information about data fault can be acquired.

Note: None.

#### **Prototype**

void Xil\_DataAbortHandler(void \*CallBackRef);

#### **Parameters**

The following table lists the Xil\_DataAbortHandler function arguments.

### Table 124: Xil\_DataAbortHandler Arguments

Name	Description
None	

#### **Returns**

None.



### Xil\_PrefetchAbortHandler

Default Prefetch abort handler which prints prefetch fault status register through which information about instruction prefetch fault can be acquired.

Note: None.

#### **Prototype**

void Xil\_PrefetchAbortHandler(void \*CallBackRef);

#### **Parameters**

The following table lists the Xil\_PrefetchAbortHandler function arguments.

#### Table 125: Xil\_PrefetchAbortHandler Arguments

Name	Description
None	

#### Returns

None.

## Xil\_UndefinedExceptionHandler

Default undefined exception handler which prints address of the undefined instruction if debug prints are enabled.

Note: None.

#### **Prototype**

void Xil\_UndefinedExceptionHandler(void \*CallBackRef);

#### **Parameters**

The following table lists the Xil\_UndefinedExceptionHandler function arguments.

#### *Table 126:* Xil\_UndefinedExceptionHandler Arguments

Name	Description
None	

#### **Returns**

None.



### **Definitions**

### Define Xil\_ExceptionEnableMask

#### Description

**Enable Exceptions.** 

Note: If bit is O, exception is enabled. C-Style signature: void Xil\_ExceptionEnableMask(Mask)

### Define Xil\_ExceptionEnable

### **Description**

Enable the IRQ exception.

Note: None.

### Define Xil\_ExceptionDisableMask

#### Description

Disable Exceptions.

Note: If bit is 1, exception is disabled. C-Style signature: Xil\_ExceptionDisableMask(Mask)

### Define Xil\_ExceptionDisable

#### **Description**

Disable the IRQ exception.

Note: None.

# ${\it Define~Xil\_EnableNestedInterrupts}$

#### Description

Enable nested interrupts by clearing the I and F bits in CPSR.

This API is defined for cortex-a9 and cortex-r5.



**Note:** This macro is supposed to be used from interrupt handlers. In the interrupt handler the interrupts are disabled by default (I and F are 1). To allow nesting of interrupts, this macro should be used. It clears the I and F bits by changing the ARM mode to system mode. Once these bits are cleared and provided the preemption of interrupt conditions are met in the GIC, nesting of interrupts will start happening. Caution: This macro must be used with caution. Before calling this macro, the user must ensure that the source of the current IRQ is appropriately cleared. Otherwise, as soon as we clear the I and F bits, there can be an infinite loop of interrupts with an eventual crash (all the stack space getting consumed).

### Define Xil\_DisableNestedInterrupts

#### Description

Disable the nested interrupts by setting the I and F bits.

This API is defined for cortex-a9 and cortex-r5.

**Note:** This macro is meant to be called in the interrupt service routines. This macro cannot be used independently. It can only be used when nesting of interrupts have been enabled by using the macro <code>Xil\_EnableNestedInterrupts()</code>. In a typical flow, the user first calls the Xil\_EnableNestedInterrupts in the ISR at the appropriate point. The user then must call this macro before exiting the interrupt service routine. This macro puts the ARM back in IRQ/FIQ mode and hence sets back the I and F bits.





# Cortex R5 Processor API

# **Cortex R5 Processor API**

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions.

It supports gcc compiler. This section provides a linked summary and detailed descriptions of the Cortex R5 processor APIs.

# **Cortex R5 Processor Boot Code**

The boot.S file contains a minimal set of code for transferring control from the processor reset location of the processor to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from reset state of the processor. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- Disable instruction cache, data cache and MPU
- 4. Invalidate instruction and data cache
- 5. Configure MPU with short descriptor translation table format and program base address of translation table
- 6. Enable data cache, instruction cache and MPU
- 7. Enable Floating point unit
- 8. Transfer control to \_start which clears BSS sections and jumping to main application



# **Cortex R5 Processor MPU specific APIs**

MPU functions provides access to MPU operations such as enable MPU, disable MPU and set attribute for section of memory.

Boot code invokes Init\_MPU function to configure the MPU. A total of 10 MPU regions are allocated with another 6 being free for users. Overview of the memory attributes for different MPU regions is as given below,

	Memory Range	Attributes of MPURegion
DDR	0x00000000 - 0x7FFFFFF	Normal write-back Cacheable
PL	0x80000000 - 0xBFFFFFF	Strongly Ordered
QSPI	0xC0000000 - 0xDFFFFFF	Device Memory
PCIe	0xE0000000 - 0xEFFFFFFF	Device Memory
STM_CORESIGHT	0xF8000000 - 0xF8FFFFFF	Device Memory
RPU_R5_GIC	0xF9000000 - 0xF90FFFFF	Device memory
FPS	0xFD000000 - 0xFDFFFFFF	Device Memory
LPS	0xFE000000 - 0xFFFFFFF	Device Memory
ОСМ	0xFFFC0000 - 0xFFFFFFF	Normal write-back Cacheable

**Note:** For a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined in translation table. Memory range 0xFE000000-0xFEFFFFFF is allocated for upper LPS slaves, where as memory region 0xFF000000-0xFFFFFFFF is allocated for lower LPS slaves.

**Table 127: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_SetTlbAttributes	INTPTR Addr u32 attrib
void	Xil_EnableMPU	None.
void	Xil_DisableMPU	None.
u32	Xil_SetMPURegion	Addr u64 size u32 attrib
u32	Xil_UpdateMPUConfig	u32 reg_num INTPTR address u32 size u32 attrib



Table 127: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_GetMPUConfig	XMpu_Config mpuconfig
u32	Xil_GetNumOfFreeRegions	none
u32	Xil_GetNextMPURegion	none
u32	Xil_DisableMPURegionByRegNum	u32 reg_num
u16	Xil_GetMPUFreeRegMask	none
u32	Xil_SetMPURegionByRegNum	u32 reg_num address u64 size u32 attrib
void *	Xil_MemMap	void

# **Functions**

### Xil\_SetTlbAttributes

This function sets the memory attributes for a section covering 1MB, of memory in the translation table.

#### **Prototype**

void Xil\_SetTlbAttributes(INTPTR Addr, u32 attrib);

#### **Parameters**

The following table lists the Xil\_SetTlbAttributes function arguments.

#### Table 128: Xil\_SetTlbAttributes Arguments

Name	Description
Addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region.



#### **Returns**

None.

### Xil\_EnableMPU

Enable MPU for Cortex R5 processor.

This function invalidates I cache and flush the D Caches, and then enables the MPU.

#### **Prototype**

void Xil\_EnableMPU(void);

#### **Parameters**

The following table lists the Xil\_EnableMPU function arguments.

#### Table 129: Xil\_EnableMPU Arguments

Name	Description
None.	

#### **Returns**

None.

### Xil\_DisableMPU

Disable MPU for Cortex R5 processors.

This function invalidates I cache and flush the D Caches, and then disabes the MPU.

#### **Prototype**

void Xil\_DisableMPU(void);

#### **Parameters**

The following table lists the <code>Xil\_DisableMPU</code> function arguments.

### **Table 130: Xil\_DisableMPU Arguments**

Name	Description
None.	



#### **Returns**

None.

### Xil\_SetMPURegion

Set the memory attributes for a section of memory in the translation table.

#### **Prototype**

```
u32 Xil_SetMPURegion(INTPTR addr, u64 size, u32 attrib);
```

#### **Parameters**

The following table lists the Xil\_SetMPURegion function arguments.

#### Table 131: Xil\_SetMPURegion Arguments

Name	Description
Addr	32-bit address for which memory attributes need to be set
size	size is the size of the region.
attrib	Attribute for the given memory region.

#### **Returns**

None.

### Xil\_UpdateMPUConfig

Update the MPU configuration for the requested region number in the global MPU configuration table.

#### **Prototype**

```
u32 Xil_UpdateMPUConfig(u32 reg_num, INTPTR address, u32 size, u32 attrib);
```

#### **Parameters**

The following table lists the Xil\_UpdateMPUConfig function arguments.

#### Table 132: Xil\_UpdateMPUConfig Arguments

Name	Description
reg_num	The requested region number to be updated information for.
address	32 bit address for start of the region.
size	Requested size of the region.



#### Table 132: Xil\_UpdateMPUConfig Arguments (cont'd)

Name	Description
attrib	Attribute for the corresponding region.

#### **Returns**

XST\_FAILURE: When the requested region number if 16 or more. XST\_SUCCESS: When the MPU configuration table is updated.

### Xil\_GetMPUConfig

The MPU configuration table is passed to the caller.

#### **Prototype**

void Xil\_GetMPUConfig(XMpu\_Config mpuconfig);

#### **Parameters**

The following table lists the Xil\_GetMPUConfig function arguments.

#### Table 133: Xil\_GetMPUConfig Arguments

Name	Description
mpuconfig	This is of type XMpu_Config which is an array of 16 entries of type structure representing the MPU config table

#### Returns

none

### Xil\_GetNumOfFreeRegions

Returns the total number of free MPU regions available.

#### **Prototype**

u32 Xil\_GetNumOfFreeRegions(void);

#### **Parameters**

The following table lists the Xil\_GetNumOfFreeRegions function arguments.



#### Table 134: Xil\_GetNumOfFreeRegions Arguments

Name	Description
none	

#### Returns

Number of free regions available to users

### Xil\_GetNextMPURegion

Returns the next available free MPU region.

#### **Prototype**

u32 Xil\_GetNextMPURegion(void);

#### **Parameters**

The following table lists the Xil\_GetNextMPURegion function arguments.

#### **Table 135: Xil\_GetNextMPURegion Arguments**

Name	Description
none	

#### **Returns**

The free MPU region available

### Xil\_DisableMPURegionByRegNum

Disables the corresponding region number as passed by the user.

#### **Prototype**

u32 Xil\_DisableMPURegionByRegNum(u32 reg\_num);

#### **Parameters**

The following table lists the Xil\_DisableMPURegionByRegNum function arguments.

### Table 136: Xil\_DisableMPURegionByRegNum Arguments

Name	Description
reg_num	The region number to be disabled



#### **Returns**

XST\_SUCCESS: If the region could be disabled successfully XST\_FAILURE: If the requested region number is 16 or more.

### Xil\_GetMPUFreeRegMask

Returns the total number of free MPU regions available in the form of a mask.

A bit of 1 in the returned 16 bit value represents the corresponding region number to be available. For example, if this function returns 0xC0000, this would mean, the regions 14 and 15 are available to users.

#### **Prototype**

u16 Xil\_GetMPUFreeRegMask(void);

#### **Parameters**

The following table lists the Xil\_GetMPUFreeRegMask function arguments.

#### *Table 137:* Xil\_GetMPUFreeRegMask Arguments

Name	Description
none	

#### Returns

The free region mask as a 16 bit value

# Xil\_SetMPURegionByRegNum

Enables the corresponding region number as passed by the user.

#### **Prototype**

u32 Xil\_SetMPURegionByRegNum(u32 reg\_num, INTPTR addr, u64 size, u32
attrib);

#### **Parameters**

The following table lists the Xil\_SetMPURegionByRegNum function arguments.

#### Table 138: Xil\_SetMPURegionByRegNum Arguments

Name	Description
reg_num	The region number to be enabled



Table 138: Xil\_SetMPURegionByRegNum Arguments (cont'd)

Name	Description
address	32 bit address for start of the region.
size	Requested size of the region.
attrib	Attribute for the corresponding region.

#### Returns

XST\_SUCCESS: If the region could be created successfully XST\_FAILURE: If the requested region number is 16 or more.

### Xil\_MemMap

#### **Prototype**

void \* Xil\_MemMap(UINTPTR Physaddr, size\_t size, u32 flags);

# **Cortex R5 Processor Cache Functions**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches.

It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

**Table 139: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_DCacheEnable	None.
void	Xil_DCacheDisable	None.
void	Xil_DCacheInvalidate	None.
void	Xil_DCacheInvalidateRange	INTPTR adr u32 len
void	Xil_DCacheFlush	None.



Table 139: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_DCacheFlushRange	INTPTR adr u32 len
void	Xil_DCacheInvalidateLine	INTPTR adr
void	Xil_DCacheFlushLine	INTPTR adr
void	Xil_DCacheStoreLine	INTPTR adr
void	Xil_ICacheEnable	None.
void	Xil_ICacheDisable	None.
void	Xil_ICacheInvalidate	None.
void	Xil_ICacheInvalidateRange	INTPTR adr u32 len
void	Xil_ICacheInvalidateLine	INTPTR adr

# **Functions**

# Xil\_DCacheEnable

Enable the Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheEnable(void);

#### **Parameters**

The following table lists the Xil\_DCacheEnable function arguments.

### Table 140: Xil\_DCacheEnable Arguments

Name	Description
None.	



#### Returns

None.

### Xil\_DCacheDisable

Disable the Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheDisable(void);

#### **Parameters**

The following table lists the Xil\_DCacheDisable function arguments.

#### Table 141: Xil\_DCacheDisable Arguments

Name	Description
None.	

#### Returns

None.

### Xil DCacheInvalidate

Invalidate the entire Data cache.

#### **Prototype**

void Xil\_DCacheInvalidate(void);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidate function arguments.

#### *Table 142:* Xil\_DCacheInvalidate Arguments

Name	Description
None.	

#### Returns

None.



### Xil\_DCacheInvalidateRange

Invalidate the Data cache for the given address range.

If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Prototype**

void Xil\_DCacheInvalidateRange(INTPTR adr, u32 len);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateRange function arguments.

#### Table 143: Xil\_DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of range to be invalidated in bytes.

#### **Returns**

None.

### Xil\_DCacheFlush

Flush the entire Data cache.

#### **Prototype**

void Xil\_DCacheFlush(void);

#### **Parameters**

The following table lists the Xil\_DCacheFlush function arguments.

#### Table 144: Xil\_DCacheFlush Arguments

Name	Description
None.	

#### Returns

None.



### Xil\_DCacheFlushRange

Flush the Data cache for the given address range.

If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing those bytes is invalidated. If the cacheline is modified (dirty), the written to system memory before the lines are invalidated.

#### **Prototype**

void Xil\_DCacheFlushRange(INTPTR adr, u32 len);

#### **Parameters**

The following table lists the Xil\_DCacheFlushRange function arguments.

#### Table 145: Xil\_DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes

#### **Returns**

None.

### Xil\_DCacheInvalidateLine

Invalidate a Data cache line.

If the byte specified by the address (adr) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_DCacheInvalidateLine(INTPTR adr);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateLine function arguments.



#### Table 146: Xil DCacheInvalidateLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

#### Returns

None.

### Xil\_DCacheFlushLine

Flush a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Note: The bottom 4 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_DCacheFlushLine(INTPTR adr);

#### **Parameters**

The following table lists the Xil\_DCacheFlushLine function arguments.

#### Table 147: Xil\_DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

#### **Returns**

None.

### Xil\_DCacheStoreLine

Store a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

**Note:** The bottom 4 bits are set to 0, forced by architecture.



#### **Prototype**

void Xil\_DCacheStoreLine(INTPTR adr);

#### **Parameters**

The following table lists the Xil\_DCacheStoreLine function arguments.

#### Table 148: Xil\_DCacheStoreLine Arguments

Name	Description
adr	32bit address of the data to be stored

#### Returns

None.

### Xil\_ICacheEnable

Enable the instruction cache.

#### **Prototype**

void Xil\_ICacheEnable(void);

#### **Parameters**

The following table lists the Xil\_ICacheEnable function arguments.

#### Table 149: Xil\_ICacheEnable Arguments

Name	Description
None.	

#### **Returns**

None.

### Xil\_ICacheDisable

Disable the instruction cache.

#### **Prototype**

void Xil\_ICacheDisable(void);



#### **Parameters**

The following table lists the Xil\_ICacheDisable function arguments.

#### Table 150: Xil\_ICacheDisable Arguments

Name	Description
None.	

#### **Returns**

None.

### Xil\_ICacheInvalidate

Invalidate the entire instruction cache.

#### **Prototype**

void Xil\_ICacheInvalidate(void);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidate function arguments.

#### Table 151: Xil\_ICacheInvalidate Arguments

Name	Description
None.	

#### **Returns**

None.

### Xil\_ICacheInvalidateRange

Invalidate the instruction cache for the given address range.

If the bytes specified by the address (adr) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

#### **Prototype**

void Xil\_ICacheInvalidateRange(INTPTR adr, u32 len);



#### **Parameters**

The following table lists the Xil\_ICacheInvalidateRange function arguments.

#### Table 152: Xil\_ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

### Xil\_ICacheInvalidateLine

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Note: The bottom 4 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_ICacheInvalidateLine(INTPTR adr);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidateLine function arguments.

#### Table 153: Xil\_ICacheInvalidateLine Arguments

Name	Description
adr	32bit address of the instruction to be invalidated.

#### **Returns**

None.

# **Cortex R5 Time Functions**

The xtime\_l.h provides access to 32-bit TTC timer counter.

These functions can be used by applications to track the time.



#### **Table 154: Quick Function Reference**

Туре	Name	Arguments
void	XTime_SetTime	XTime Xtime_Global
void	XTime_GetTime	XTime * Xtime_Global

# **Functions**

### XTime\_SetTime

TTC Timer runs continuously and the time can not be set as desired.

This API doesn't contain anything. It is defined to have uniformity across platforms.

**Note:** In multiprocessor environment reference time will reset/lost for all processors, when this function called by any one processor.

#### **Prototype**

void XTime\_SetTime(XTime Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_SetTime function arguments.

#### Table 155: XTime\_SetTime Arguments

Name	Description
Xtime_Global	32 bit value to be written to the timer counter register.

#### **Returns**

None.

### XTime\_GetTime

Get the time from the timer counter register.

#### **Prototype**

void XTime\_GetTime(XTime \*Xtime\_Global);



#### **Parameters**

The following table lists the XTime\_GetTime function arguments.

**Table 156: XTime\_GetTime Arguments** 

Name	Description
Xtime_Global	Pointer to the 32 bit location to be updated with the time current value of timer counter register.

#### Returns

None.

# **Cortex R5 Event Counters Functions**

Cortex R5 event counter functions can be utilized to configure and control the Cortex-R5 performance monitor events.

Cortex-R5 Performance Monitor has 3 event counters which can be used to count a variety of events described in Coretx-R5 TRM. The xpm\_counter.h file defines configurations XPM CNTRCFGx which can be used to program the event counters to count a set of events.

**Table 157: Quick Function Reference** 

Туре	Name	Arguments
void	Xpm_SetEvents	s32 PmcrCfg
void	Xpm_GetEventCounters	u32 * PmCtrValue
u32	Xpm_DisableEvent	Event
u32	Xpm_SetUpAnEvent	Event
u32	Xpm_GetEventCounter	Event Pointer
void	Xpm_DisableEventCounters	None.
void	Xpm_EnableEventCounters	None.
void	Xpm_ResetEventCounters	None.



#### Table 157: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xpm_SleepPerfCounter	u32 delay u64 frequency

### **Functions**

### Xpm\_SetEvents

This function configures the Cortex R5 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

#### **Prototype**

void Xpm\_SetEvents(s32 PmcrCfg);

#### **Parameters**

The following table lists the Xpm\_SetEvents function arguments.

#### **Table 158: Xpm\_SetEvents Arguments**

Name	Description
PmcrCfg	Configuration value based on which the event counters are configured.XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration

#### **Returns**

None.

### Xpm\_GetEventCounters

This function disables the event counters and returns the counter values.

#### **Prototype**

void Xpm\_GetEventCounters(u32 \*PmCtrValue);

#### **Parameters**

The following table lists the Xpm\_GetEventCounters function arguments.



#### Table 159: Xpm\_GetEventCounters Arguments

Name	Description
PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.

#### Returns

None.

### Xpm\_DisableEvent

Disables the requested event counter.

Note: None.

#### **Prototype**

u32 Xpm\_DisableEvent(u32 EventHandlerId);

#### **Parameters**

The following table lists the Xpm\_DisableEvent function arguments.

#### Table 160: Xpm\_DisableEvent Arguments

Name	Description
Event	Counter ID. The counter ID is the same that was earlier returned through a call to Xpm_SetUpAnEvent. Cortex-R5 supports only 3 counters. The valid values are 0, 1, or 2.

#### Returns

- XST\_SUCCESS if successful.
- XST\_FAILURE if the passed Counter ID is invalid (i.e. greater than 2).

# Xpm\_SetUpAnEvent

Sets up one of the event counters to count events based on the Event ID passed.

For supported Event IDs please refer xpm\_counter.h. Upon invoked, the API searches for an available counter. After finding one, it sets up the counter to count events for the requested event.

Note: None.



#### **Prototype**

u32 Xpm\_SetUpAnEvent(u32 EventID);

#### **Parameters**

The following table lists the Xpm\_SetUpAnEvent function arguments.

#### **Table 161: Xpm\_SetUpAnEvent Arguments**

Name	Description
Event	ID. For valid values, please refer xpm_counter.h.

#### Returns

- Counter Number if successful. For Cortex-R5, valid return values are 0, 1, or 2.
- XPM\_NO\_COUNTERS\_AVAILABLE (0xFF) if all counters are being used

### Xpm\_GetEventCounter

Reads the counter value for the requested counter ID.

This is used to read the number of events that has been counted for the requsted event ID. This can only be called after a call to Xpm\_SetUpAnEvent.

Note: None.

#### **Prototype**

u32 Xpm\_GetEventCounter(u32 EventHandlerId, u32 \*CntVal);

#### **Parameters**

The following table lists the Xpm\_GetEventCounter function arguments.

#### **Table 162: Xpm\_GetEventCounter Arguments**

Name	Description
Event	Counter ID. The counter ID is the same that was earlier returned through a call to Xpm_SetUpAnEvent. Cortex-R5 supports only 3 counters. The valid values are 0, 1, or 2.
Pointer	to a 32 bit unsigned int type. This is used to return the event counter value.

#### Returns

- XST\_SUCCESS if successful.
- XST FAILURE if the passed Counter ID is invalid (i.e. greater than 2).



### Xpm\_DisableEventCounters

This function disables the Cortex R5 event counters.

#### **Prototype**

void Xpm\_DisableEventCounters(void);

#### **Parameters**

The following table lists the Xpm\_DisableEventCounters function arguments.

#### *Table 163:* **Xpm\_DisableEventCounters Arguments**

Name	Description
None.	

#### Returns

None.

### Xpm\_EnableEventCounters

This function enables the Cortex R5 event counters.

#### **Prototype**

void Xpm\_EnableEventCounters(void);

#### **Parameters**

The following table lists the Xpm\_EnableEventCounters function arguments.

#### Table 164: Xpm\_EnableEventCounters Arguments

Name	Description
None.	

#### Returns

None.

# Xpm\_ResetEventCounters

This function resets the Cortex R5 event counters.



#### **Prototype**

void Xpm\_ResetEventCounters(void);

#### **Parameters**

The following table lists the Xpm\_ResetEventCounters function arguments.

#### Table 165: Xpm\_ResetEventCounters Arguments

Name	Description
None.	

#### Returns

None.

### Xpm\_SleepPerfCounter

This is helper function used by sleep/usleep APIs to generate delay in sec/usec.

#### **Prototype**

void Xpm\_SleepPerfCounter(u32 delay, u64 frequency);

#### **Parameters**

The following table lists the Xpm\_SleepPerfCounter function arguments.

#### Table 166: Xpm\_SleepPerfCounter Arguments

Name	Description
delay	- delay time in sec/usec
frequency	- Number of countes in second/micro second

#### Returns

None.

# **Cortex R5 Processor Specific Include Files**

The xpseudo\_asm.h file includes xreg\_cortexr5.h and xpseudo\_asm\_gcc.h.



The xreg\_cortexr5.h include file contains the register numbers and the register bits for the Arm Cortex-R5 processor.

The xpseudo\_asm\_gcc.h file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

# **Cortex R5 peripheral definitions**

The xparameters\_ps.h file contains the canonical definitions and constant declarations for peripherals within hardblock, attached to the ARM Cortex R5 core.

These definitions can be used by drivers or applications to access the peripherals.





# Cortex A9 Processor API

### Cortex A9 Processor API

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions.

It supports gcc compilers.

# **Cortex A9 Processor Boot Code**

The boot code performs minimum configuration which is required for an application to run starting from processor reset state of the processor. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Invalidate instruction cache, data cache and TLBs
- Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- 4. Configure MMU with short descriptor translation table format and program base address of translation table
- 5. Enable data cache, instruction cache and MMU
- 6. Enable Floating point unit
- 7. Transfer control to \_start which clears BSS sections, initializes global timer and runs global constructor before jumping to main application

The translation\_table.S contains a static page table required by MMU for cortex-A9. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq architecture. It utilizes short descriptor translation table format with each section defining 1 MB of memory.

The overview of translation table memory attributes is described below.



For region 0x00000000 - 0x3FFFFFFF, a system where DDR is less than 1 GB, region after DDR and before PL is marked as undefined/reserved in translation table. In 0xF8000000 - 0xF8FFFFFF, 0xF8000C00 - 0xF8000FFF, 0xF8010000 - 0xF88FFFFF and 0xF8F03000 to 0xF8FFFFFF are reserved but due to granual size of 1 MB, it is not possible to define separate regions for them. For region 0xFFF00000 - 0xFFFFFFFF, 0xFFF00000 to 0xFFFB0000 is reserved but due to 1MB granual size, it is not possible to define separate region for it.

	Memory Range	Definition in Translation Table
DDR	0x00000000 - 0x3FFFFFFF	Normal write-back Cacheable
PL	0x40000000 - 0xBFFFFFF	Strongly Ordered
Reserved	0xC0000000 - 0xDFFFFFFF	Unassigned
Memory mapped devices	0xE0000000 - 0xE02FFFFF	Device Memory
Reserved	0xE0300000 - 0xE0FFFFFF	Unassigned
NAND, NOR	0xE1000000 - 0xE3FFFFFF	Device memory
SRAM	0xE4000000 - 0xE5FFFFFF	Normal write-back Cacheable
Reserved	0xE6000000 - 0xF7FFFFF	Unassigned
AMBA APB Peripherals	0xF8000000 - 0xF8FFFFFF	Device Memory
Reserved	0xF9000000 - 0xFBFFFFF	Unassigned
Linear QSPI - XIP	0xFC000000 - 0xFDFFFFFF	Normal write-through cacheable
Reserved	0xFE000000 - 0xFFEFFFFF	Unassigned
ОСМ	0xFFF00000 - 0xFFFFFFF	Normal inner write-back cacheable

# **Cortex A9 Processor Cache Functions**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches.

It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

**Table 167: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_DCacheEnable	void
void	Xil_DCacheDisable	void
void	Xil_DCacheInvalidate	void



Table 167: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_DCacheInvalidateRange	INTPTR adr u32 len
void	Xil_DCacheFlush	void
void	Xil_DCacheFlushRange	INTPTR adr u32 len
void	Xil_ICacheEnable	void
void	Xil_ICacheDisable	void
void	Xil_ICacheInvalidate	void
void	Xil_ICacheInvalidateRange	INTPTR adr u32 len
void	Xil_DCacheInvalidateLine	u32 adr
void	Xil_DCacheFlushLine	u32 adr
void	Xil_DCacheStoreLine	u32 adr
void	Xil_ICacheInvalidateLine	u32 adr
void	Xil_L1DCacheEnable	void
void	Xil_L1DCacheDisable	void
void	Xil_L1DCacheInvalidate	void
void	Xil_L1DCacheInvalidateLine	u32 adr
void	Xil_L1DCacheInvalidateRange	u32 adr u32 len
void	Xil_L1DCacheFlush	void
void	Xil_L1DCacheFlushLine	u32 adr



Table 167: Quick Function Reference (cont'd)



# **Functions**

### Xil\_DCacheEnable

Enable the Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheEnable(void);

#### **Returns**

None.

# Xil\_DCacheDisable

Disable the Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheDisable(void);

#### Returns

None.

# Xil\_DCacheInvalidate

Invalidate the entire Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheInvalidate(void);

#### **Returns**

None.

# Xil\_DCacheInvalidateRange

Invalidate the Data cache for the given address range.





If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated.

In this function, if start address or end address is not aligned to cache-line, particular cache-line containing unaligned start or end address is flush first and then invalidated the others as invalidating the same unaligned cache line may result into loss of data. This issue raises few possibilities.

If the address to be invalidated is not cache-line aligned, the following choices are available:

- 1. Invalidate the cache line when required and do not bother much for the side effects. Though it sounds good, it can result in hard-to-debug issues. The problem is, if some other variable are allocated in the same cache line and had been recently updated (in cache), the invalidation would result in loss of data.
- 2. Flush the cache line first. This will ensure that if any other variable present in the same cache line and updated recently are flushed out to memory. Then it can safely be invalidated. Again it sounds good, but this can result in issues. For example, when the invalidation happens in a typical ISR (after a DMA transfer has updated the memory), then flushing the cache line means, losing data that were updated recently before the ISR got invoked.

Linux prefers the second one. To have uniform implementation (across standalone and Linux), the second option is implemented. This being the case, following needs to be taken care of:

- 1. Whenever possible, the addresses must be cache line aligned. Please nore that, not just start address, even the end address must be cache line aligned. If that is taken care of, this will always work.
- 2. Avoid situations where invalidation has to be done after the data is updated by peripheral/DMA directly into the memory. It is not tough to achieve (may be a bit risky). The common use case to do invalidation is when a DMA happens. Generally for such use cases, buffers can be allocated first and then start the DMA. The practice that needs to be followed here is, immediately after buffer allocation and before starting the DMA, do the invalidation. With this approach, invalidation need not to be done after the DMA transfer is over.

This is going to always work if done carefully. However, the concern is, there is no guarantee that invalidate has not needed to be done after DMA is complete. For example, because of some reasons if the first cache line or last cache line (assuming the buffer in question comprises of multiple cache lines) are brought into cache (between the time it is invalidated and DMA completes) because of some speculative prefetching or reading data for a variable present in the same cache line, then we will have to invalidate the cache after DMA is complete.

Note: None.

#### Prototype

void Xil\_DCacheInvalidateRange(INTPTR adr, u32 len);



#### **Parameters**

The following table lists the Xil\_DCacheInvalidateRange function arguments.

#### Table 168: Xil\_DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

### Xil\_DCacheFlush

Flush the entire Data cache.

Note: None.

#### **Prototype**

void Xil\_DCacheFlush(void);

#### Returns

None.

# Xil\_DCacheFlushRange

Flush the Data cache for the given address range.

If the bytes specified by the address range are cached by the data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

#### **Prototype**

void Xil\_DCacheFlushRange(INTPTR adr, u32 len);

#### **Parameters**

The following table lists the Xil\_DCacheFlushRange function arguments.



#### Table 169: Xil\_DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

#### **Returns**

None.

### Xil\_ICacheEnable

Enable the instruction cache.

#### **Prototype**

void Xil\_ICacheEnable(void);

#### Returns

None.

### Xil\_ICacheDisable

Disable the instruction cache.

#### **Prototype**

void Xil\_ICacheDisable(void);

#### **Returns**

None.

### Xil\_ICacheInvalidate

Invalidate the entire instruction cache.

### **Prototype**

void Xil\_ICacheInvalidate(void);

#### **Returns**

None.



# Xil\_ICacheInvalidateRange

Invalidate the instruction cache for the given address range.

If the instructions specified by the address range are cached by the instrunction cache, the cachelines containing those instructions are invalidated.

# **Prototype**

void Xil\_ICacheInvalidateRange(INTPTR adr, u32 len);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidateRange function arguments.

# Table 170: Xil\_ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

# Xil\_DCacheInvalidateLine

Invalidate a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to the system memory before the line is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_DCacheInvalidateLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateLine function arguments.

### Table 171: Xil\_DCacheInvalidateLine Arguments

Name	Description
adr	32bit address of the data to be flushed.



None.

# Xil\_DCacheFlushLine

Flush a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Note: The bottom 4 bits are set to 0, forced by architecture.

# **Prototype**

void Xil\_DCacheFlushLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_DCacheFlushLine function arguments.

### Table 172: Xil\_DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

#### Returns

None.

# Xil\_DCacheStoreLine

Store a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

**Note:** The bottom 4 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_DCacheStoreLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_DCacheStoreLine function arguments.



### Table 173: Xil\_DCacheStoreLine Arguments

Name	Description
adr	32bit address of the data to be stored.

#### Returns

None.

# Xil\_ICacheInvalidateLine

Invalidate an instruction cache line.

If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_ICacheInvalidateLine(u32 adr);

### **Parameters**

The following table lists the Xil\_ICacheInvalidateLine function arguments.

# Table 174: Xil\_ICacheInvalidateLine Arguments

Name	Description
adr	32bit address of the instruction to be invalidated.

#### Returns

None.

# Xil\_L1DCacheEnable

Enable the level 1 Data cache.

# **Prototype**

void Xil\_L1DCacheEnable(void);

#### **Returns**

None.



# Xil\_L1DCacheDisable

Disable the level 1 Data cache.

# **Prototype**

void Xil\_L1DCacheDisable(void);

#### Returns

None.

# Xil\_L1DCacheInvalidate

Invalidate the level 1 Data cache.

**Note:** In Cortex A9, there is no cp instruction for invalidating the whole D-cache. This function invalidates each line by set/way.

### **Prototype**

void Xil\_L1DCacheInvalidate(void);

#### Returns

None.

# Xil\_L1DCacheInvalidateLine

Invalidate a level 1 Data cache line.

If the byte specified by the address (Addr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

**Note:** The bottom 5 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_L1DCacheInvalidateLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_LlDCacheInvalidateLine function arguments.



# Table 175: Xil\_L1DCacheInvalidateLine Arguments

Name	Description
adr	32bit address of the data to be invalidated.

#### Returns

None.

# Xil\_L1DCacheInvalidateRange

Invalidate the level 1 Data cache for the given address range.

If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated.

# **Prototype**

void Xil\_L1DCacheInvalidateRange(u32 adr, u32 len);

#### **Parameters**

The following table lists the Xil\_L1DCacheInvalidateRange function arguments.

#### Table 176: Xil\_L1DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### Returns

None.

# Xil\_L1DCacheFlush

Flush the level 1 Data cache.

Note: In Cortex A9, there is no cp instruction for flushing the whole D-cache. Need to flush each line.

#### **Prototype**

void Xil\_L1DCacheFlush(void);



None.

# Xil\_L1DCacheFlushLine

Flush a level 1 Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Note: The bottom 5 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_L1DCacheFlushLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_L1DCacheFlushLine function arguments.

### Table 177: Xil\_L1DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.

#### Returns

None.

# Xil\_L1DCacheFlushRange

Flush the level 1 Data cache for the given address range.

If the bytes specified by the address range are cached by the Data cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to system memory before the lines are invalidated.

### **Prototype**

void Xil\_L1DCacheFlushRange(u32 adr, u32 len);

#### **Parameters**

The following table lists the Xil\_L1DCacheFlushRange function arguments.



### Table 178: Xil\_L1DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.

#### Returns

None.

# Xil\_L1DCacheStoreLine

Store a level 1 Data cache line.

If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

*Note*: The bottom 5 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_L1DCacheStoreLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_L1DCacheStoreLine function arguments.

### *Table 179:* Xil\_L1DCacheStoreLine Arguments

	Name	Description
ĺ	Address	to be stored.

#### **Returns**

None.

# Xil\_L1ICacheEnable

Enable the level 1 instruction cache.

#### **Prototype**

void Xil\_L1ICacheEnable(void);



None.

# Xil\_L1ICacheDisable

Disable level 1 the instruction cache.

### **Prototype**

```
void Xil_L1ICacheDisable(void);
```

#### **Returns**

None.

# Xil\_L1ICacheInvalidate

Invalidate the entire level 1 instruction cache.

# **Prototype**

```
void Xil_L1ICacheInvalidate(void);
```

#### Returns

None.

# Xil\_L1ICacheInvalidateLine

Invalidate a level 1 instruction cache line.

If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

**Note:** The bottom 5 bits are set to 0, forced by architecture.

### **Prototype**

```
void Xil_L1ICacheInvalidateLine(u32 adr);
```

#### **Parameters**

The following table lists the Xil\_L1ICacheInvalidateLine function arguments.



# Table 180: Xil\_L1ICacheInvalidateLine Arguments

Name	Description
adr	32bit address of the instruction to be invalidated.

#### Returns

None.

# Xil\_L1ICacheInvalidateRange

Invalidate the level 1 instruction cache for the given address range.

If the instructions specified by the address range are cached by the instruction cache, the cacheline containing those bytes are invalidated.

### **Prototype**

void Xil\_L1ICacheInvalidateRange(u32 adr, u32 len);

#### **Parameters**

The following table lists the Xil\_L1ICacheInvalidateRange function arguments.

### Table 181: Xil\_L1ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### Returns

None.

# Xil\_L2CacheEnable

Enable the L2 cache.

#### **Prototype**

void Xil\_L2CacheEnable(void);

#### Returns

None.



# Xil\_L2CacheDisable

Disable the L2 cache.

### **Prototype**

void Xil\_L2CacheDisable(void);

#### Returns

None.

# Xil\_L2CacheInvalidate

Invalidate the entire level 2 cache.

### **Prototype**

void Xil\_L2CacheInvalidate(void);

#### Returns

None.

# Xil\_L2CacheInvalidateLine

Invalidate a level 2 cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Note: The bottom 4 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_L2CacheInvalidateLine(u32 adr);

#### **Parameters**

The following table lists the Xi1\_L2CacheInvalidateLine function arguments.

### Table 182: Xil\_L2CacheInvalidateLine Arguments

	Name	Description
adr		32bit address of the data/instruction to be invalidated.



None.

# Xil\_L2CacheInvalidateRange

Invalidate the level 2 cache for the given address range.

If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and are NOT written to system memory before the lines are invalidated.

# **Prototype**

void Xil\_L2CacheInvalidateRange(u32 adr, u32 len);

#### **Parameters**

The following table lists the Xil\_L2CacheInvalidateRange function arguments.

# *Table 183:* Xil\_L2CacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

# Xil\_L2CacheFlush

Flush the entire level 2 cache.

### **Prototype**

void Xil\_L2CacheFlush(void);

#### Returns

None.

# Xil\_L2CacheFlushLine

Flush a level 2 cache line.



If the byte specified by the address (adr) is cached by the L2 cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_L2CacheFlushLine(u32 adr);

#### **Parameters**

The following table lists the Xi1\_L2CacheFlushLine function arguments.

### Table 184: Xil\_L2CacheFlushLine Arguments

Name	Description
adr	32bit address of the data/instruction to be flushed.

#### Returns

None.

# Xil\_L2CacheFlushRange

Flush the level 2 cache for the given address range.

If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

### **Prototype**

```
void Xil_L2CacheFlushRange(u32 adr, u32 len);
```

### **Parameters**

The following table lists the Xi1\_L2CacheFlushRange function arguments.

#### Table 185: Xil\_L2CacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of the range to be flushed in bytes.



None.

# Xil\_L2CacheStoreLine

Store a level 2 cache line.

If the byte specified by the address (adr) is cached by the L2 cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Note: The bottom 4 bits are set to 0, forced by architecture.

# **Prototype**

void Xil\_L2CacheStoreLine(u32 adr);

### **Parameters**

The following table lists the Xil\_L2CacheStoreLine function arguments.

### Table 186: Xil\_L2CacheStoreLine Arguments

Name	Description
adr	32bit address of the data/instruction to be stored.

### **Returns**

None.

# **Cortex A9 Processor MMU Functions**

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.

**Table 187: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_SetTlbAttributes	INTPTR Addr u32 attrib
void	Xil_EnableMMU	None.



Table 187: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_DisableMMU	None.
void *	Xil_MemMap	UINTPTR PhysAddr size_t size u32 flags

# **Functions**

# Xil\_SetTlbAttributes

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

Note: The MMU or D-cache does not need to be disabled before changing a translation table entry.

# **Prototype**

void Xil\_SetTlbAttributes(INTPTR Addr, u32 attrib);

### **Parameters**

The following table lists the Xil\_SetTlbAttributes function arguments.

### Table 188: Xil\_SetTlbAttributes Arguments

Name	Description
Addr	32-bit address for which memory attributes need to be set.
attrib	Attribute for the given memory region. xil_mmu.h contains definitions of commonly used memory attributes which can be utilized for this function.

#### **Returns**

None.

# Xil\_EnableMMU

Enable MMU for cortex A9 processor.

This function invalidates the instruction and data caches, and then enables MMU.



### **Prototype**

void Xil\_EnableMMU(void);

#### **Parameters**

The following table lists the Xil\_EnableMMU function arguments.

### **Table 189: Xil\_EnableMMU Arguments**

Name	Description
None.	

#### Returns

None.

# Xil\_DisableMMU

Disable MMU for Cortex A9 processors.

This function invalidates the TLBs, Branch Predictor Array and flushed the D Caches before disabling the MMU.

Note: When the MMU is disabled, all the memory accesses are treated as strongly ordered.

### **Prototype**

void Xil\_DisableMMU(void);

#### **Parameters**

The following table lists the Xil\_DisableMMU function arguments.

### Table 190: Xil\_DisableMMU Arguments

Name	Description
None.	

#### Returns

None.

# Xil\_MemMap

Memory mapping for Cortex A9 processor.



**Note:** : Previously this was implemented in libmetal. Move to embeddedsw as this functionality is specific to A9 processor.

### **Prototype**

void \* Xil\_MemMap(UINTPTR PhysAddr, size\_t size, u32 flags);

#### **Parameters**

The following table lists the Xil\_MemMap function arguments.

# Table 191: Xil\_MemMap Arguments

Name	Description
PhysAddr	is physical address.
size	is size of region.
flags	is flags used to set translation table.

#### Returns

Pointer to virtual address.

# **Cortex A9 Time Functions**

xtime\_I.h provides access to the 64-bit Global Counter in the PMU.

This counter increases by one at every two processor cycles. These functions can be used to get/set time in the global timer.

**Table 192: Quick Function Reference** 

Туре	Name	Arguments
void	XTime_SetTime	XTime Xtime_Global
void	XTime_GetTime	XTime * Xtime_Global

# **Functions**

# XTime\_SetTime

Set the time in the Global Timer Counter Register.



**Note:** When this function is called by any one processor in a multi- processor environment, reference time will reset/lost for all processors.

# **Prototype**

void XTime\_SetTime(XTime Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_SetTime function arguments.

# **Table 193: XTime\_SetTime Arguments**

Name	Description
Xtime_Global	64-bit Value to be written to the Global Timer Counter Register.

#### **Returns**

None.

# XTime\_GetTime

Get the time from the Global Timer Counter Register.

Note: None.

### **Prototype**

void XTime\_GetTime(XTime \*Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_GetTime function arguments.

# Table 194: XTime\_GetTime Arguments

Name	Description
Xtime_Global	Pointer to the 64-bit location which will be updated with the current timer value.

#### Returns

None.



# **Cortex A9 Event Counter Function**

Cortex A9 event counter functions can be utilized to configure and control the Cortex-A9 performance monitor events.

Cortex-A9 performance monitor has six event counters which can be used to count a variety of events described in Coretx-A9 TRM. xpm\_counter.h defines configurations XPM\_CNTRCFGx which can be used to program the event counters to count a set of events.

Note: It doesn't handle the Cortex-A9 cycle counter, as the cycle counter is being used for time keeping.

### **Table 195: Quick Function Reference**

Туре	Name	Arguments
void	Xpm_SetEvents	s32 PmcrCfg
void	Xpm_GetEventCounters	u32 * PmCtrValue

# **Functions**

# Xpm\_SetEvents

This function configures the Cortex A9 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

Note: None.

### **Prototype**

void Xpm\_SetEvents(s32 PmcrCfg);

#### **Parameters**

The following table lists the Xpm\_SetEvents function arguments.

# Table 196: Xpm\_SetEvents Arguments

Name	Description
PmcrCfg	Configuration value based on which the event counters are configured. XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration.



None.

# Xpm\_GetEventCounters

This function disables the event counters and returns the counter values.

Note: None.

# **Prototype**

void Xpm\_GetEventCounters(u32 \*PmCtrValue);

#### **Parameters**

The following table lists the Xpm\_GetEventCounters function arguments.

### Table 197: Xpm\_GetEventCounters Arguments

Name	Description
PmCtrValue	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.

#### Returns

None.

# **PL310 L2 Event Counters Functions**

xl2cc\_counter.h contains APIs for configuring and controlling the event counters in PL310 L2 cache controller.

PL310 has two event counters which can be used to count variety of events like DRHIT, DRREQ, DWHIT, DWREQ, etc. xl2cc\_counter.h contains definitions for different configurations which can be used for the event counters to count a set of events.

**Table 198: Quick Function Reference** 

Туре	Name	Arguments
void	XL2cc_EventCtrInit	s32 Event0 s32 Event1
void	XL2cc_EventCtrStart	None.



### Table 198: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	XL2cc_EventCtrStop	u32 * EveCtr0

# **Functions**

# XL2cc\_EventCtrInit

This function initializes the event counters in L2 Cache controller with a set of event codes specified by the user.

**Note:** The definitions for event codes XL2CC\_\* can be found in xl2cc\_counter.h.

# **Prototype**

void XL2cc\_EventCtrInit(s32 Event0, s32 Event1);

#### **Parameters**

The following table lists the XL2cc\_EventCtrInit function arguments.

### Table 199: XL2cc\_EventCtrInit Arguments

Name	Description
Event0	Event code for counter 0.
Event1	Event code for counter 1.

#### **Returns**

None.

# XL2cc\_EventCtrStart

This function starts the event counters in L2 Cache controller.

Note: None.

### **Prototype**

void XL2cc\_EventCtrStart(void);

#### **Parameters**

The following table lists the XL2cc\_EventCtrStart function arguments.



### Table 200: XL2cc\_EventCtrStart Arguments

Name	Description	
None.		

#### Returns

None.

# XL2cc\_EventCtrStop

This function disables the event counters in L2 Cache controller, saves the counter values and resets the counters.

Note: None.

# **Prototype**

void XL2cc\_EventCtrStop(u32 \*EveCtr0, u32 \*EveCtr1);

#### **Parameters**

The following table lists the XL2cc\_EventCtrStop function arguments.

### Table 201: XL2cc\_EventCtrStop Arguments

Name	Description
EveCtr0	Output parameter which is used to return the value in event counter 0. EveCtr1: Output parameter which is used to return the value in event counter 1.

#### **Returns**

None.

# Cortex A9 Processor and pl310 Errata Support

Various ARM errata are handled in the standalone BSP.

The implementation for errata handling follows ARM guidelines and is based on the open source Linux support for these errata.

**Note:** The errata handling is enabled by default. To disable handling of all the errata globally, un-define the macro ENABLE\_ARM\_ERRATA in xil\_errata.h. To disable errata on a per-erratum basis, un-define relevant macros in xil\_errata.h.



# **Definitions**

# Define CONFIG\_ARM\_ERRATA\_742230

#### **Definition**

#define CONFIG\_ARM\_ERRATA\_7422301

### Description

Errata No: 742230 Description: DMB operation may be faulty.

# Define CONFIG\_ARM\_ERRATA\_743622

### **Definition**

#define CONFIG\_ARM\_ERRATA\_7436221

### **Description**

Errata No: 743622 Description: Faulty hazard checking in the Store Buffer may lead to data corruption.

# Define CONFIG\_ARM\_ERRATA\_775420

#### Definition

#define CONFIG\_ARM\_ERRATA\_7754201

### Description

Errata No: 775420 Description: A data cache maintenance operation which aborts, might lead to deadlock.

# Define CONFIG\_ARM\_ERRATA\_794073

### **Definition**

#define CONFIG\_ARM\_ERRATA\_7940731

### Description

Errata No: 794073 Description: Speculative instruction fetches with MMU disabled might not comply with architectural requirements.



# Define CONFIG\_PL310\_ERRATA\_588369

#### **Definition**

#define CONFIG\_PL310\_ERRATA\_5883691

### Description

PL310 L2 Cache Errata.

Errata No: 588369 Description: Clean & Invalidate maintenance operations do not invalidate clean lines.

# Define CONFIG\_PL310\_ERRATA\_727915

#### **Definition**

#define CONFIG\_PL310\_ERRATA\_7279151

### Description

Errata No: 727915 Description: Background Clean and Invalidate by Way operation can cause data corruption.

# **Cortex A9 Processor Specific Include Files**

The xpseudo\_asm.h includes xreg\_cortexa9.h and xpseudo\_asm\_gcc.h.

The xreg\_cortexa9.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A9 GPRs, SPRs, MPE registers, co-processor registers and Debug registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation etc. These inline assembler instructions can be used from drivers and user applications written in C.





# Cortex A53 32-bit Processor API

# Cortex A53 32-bit Processor API

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode.

The 32-bit mode of cortex-A53 is compatible with ARMv7-A architecture.

# Cortex A53 32-bit Processor Boot Code

The boot.S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor reset state of the processor. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

- 1. Program vector table base for exception handling
- 2. Invalidate instruction cache, data cache and TLBs
- 3. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
- 4. Program counter frequency
- Configure MMU with short descriptor translation table format and program base address of translation table
- 6. Enable data cache, instruction cache and MMU
- 7. Transfer control to \_start which clears BSS sections and runs global constructor before jumping to main application

The translation\_table.S contains a static page table required by MMU for cortex-A53. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq ultrascale+ architecture. It utilizes short descriptor translation table format with each section defining 1MB of memory.



For DDR in region 0x00000000 - 0x7FFFFFFF, a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined/reserved in translation table. In region 0xFFC00000 - 0xFFDFFFFF, it contains CSU and PMU memory which are marked as Device since it is less than 1MB and falls in a region with device memory.

The overview of translation table memory attributes is described below.

	Memory Range	Definition in Translation Table
DDR	0x00000000 - 0x7FFFFFF	Normal write-back Cacheable
PL	0x80000000 - 0xBFFFFFFF	Strongly Ordered
QSPI, lower PCIe	0xC0000000 - 0xEFFFFFFF	Device Memory
Reserved	0xF0000000 - 0xF7FFFFF	Unassigned
STM Coresight	0xF8000000 - 0xF8FFFFFF	Device Memory
GIC	0xF9000000 - 0xF90FFFFF	Device memory
Reserved	0xF9100000 - 0xFCFFFFFF	Unassigned
FPS, LPS slaves	0xFD000000 - 0xFFBFFFFF	Device memory
CSU, PMU	0xFFC00000 - 0xFFDFFFFF	Device Memory
тсм, осм	0xFFE00000 - 0xFFFFFFF	Normal write-back cacheable

# **Cortex A53 32-bit Processor Cache Functions**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches.

It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Table 202: Quick Function Reference

Туре	Name	Arguments
void	Xil_DCacheEnable	void
void	Xil_DCacheDisable	void
void	Xil_DCacheInvalidate	void
void	Xil_DCacheInvalidateRange	INTPTR adr u32 len
void	Xil_DCacheFlush	void



# Table 202: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_DCacheFlushRange	INTPTR adr u32 len
void	Xil_DCacheInvalidateLine	u32 adr
void	Xil_DCacheFlushLine	u32 adr
void	Xil_ICacheInvalidateLine	u32 adr
void	Xil_ICacheEnable	void
void	Xil_ICacheDisable	void
void	Xil_ICacheInvalidate	void
void	Xil_ICacheInvalidateRange	INTPTR adr u32 len

# **Functions**

# Xil\_DCacheEnable

Enable the Data cache.

# **Prototype**

void Xil\_DCacheEnable(void);

#### **Returns**

None.

# Xil\_DCacheDisable

Disable the Data cache.

# **Prototype**

void Xil\_DCacheDisable(void);



None.

# Xil\_DCacheInvalidate

Invalidate the Data cache.

The contents present in the data cache are cleaned and invalidated.

**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

### **Prototype**

```
void Xil_DCacheInvalidate(void);
```

#### Returns

None.

# Xil\_DCacheInvalidateRange

Invalidate the Data cache for the given address range.

The cachelines present in the adderss range are cleaned and invalidated

**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

# **Prototype**

```
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len);
```

### **Parameters**

The following table lists the Xil\_DCacheInvalidateRange function arguments.

# Table 203: Xil\_DCacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.



None.

# Xil\_DCacheFlush

Flush the Data cache.

### **Prototype**

```
void Xil_DCacheFlush(void);
```

#### Returns

None.

# Xil\_DCacheFlushRange

Flush the Data cache for the given address range.

If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to system memory before the lines are invalidated.

### **Prototype**

```
void Xil_DCacheFlushRange(INTPTR adr, u32 len);
```

### **Parameters**

The following table lists the Xil\_DCacheFlushRange function arguments.

### Table 204: Xil\_DCacheFlushRange Arguments

Name	Description
adr	32bit start address of the range to be flushed.
len	Length of range to be flushed in bytes.

#### Returns

None.

# Xil\_DCacheInvalidateLine

Invalidate a Data cache line.

The cacheline is cleaned and invalidated.



**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

### **Prototype**

void Xil\_DCacheInvalidateLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateLine function arguments.

# Table 205: Xil\_DCacheInvalidateLine Arguments

Name	Description
adr	32 bit address of the data to be invalidated.

#### Returns

None.

# Xil\_DCacheFlushLine

Flush a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_DCacheFlushLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_DCacheFlushLine function arguments.

#### Table 206: Xil DCacheFlushLine Arguments

Name	Description
adr	32bit address of the data to be flushed.



None.

# Xil\_ICacheInvalidateLine

Invalidate an instruction cache line.

If the instruction specified by the address is cached by the instruction cache, the cachecline containing that instruction is invalidated.

**Note:** The bottom 4 bits are set to 0, forced by architecture.

### **Prototype**

void Xil\_ICacheInvalidateLine(u32 adr);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidateLine function arguments.

# Table 207: Xil\_ICacheInvalidateLine Arguments

Name	Description
adr	32bit address of the instruction to be invalidated

### Returns

None.

# Xil\_ICacheEnable

Enable the instruction cache.

# **Prototype**

void Xil\_ICacheEnable(void);

#### **Returns**

None.

# Xil\_ICacheDisable

Disable the instruction cache.



### **Prototype**

void Xil\_ICacheDisable(void);

#### Returns

None.

# Xil\_ICacheInvalidate

Invalidate the entire instruction cache.

# **Prototype**

void Xil\_ICacheInvalidate(void);

#### **Returns**

None.

# Xil\_ICacheInvalidateRange

Invalidate the instruction cache for the given address range.

If the instructions specified by the address range are cached by the instrunction cache, the cachelines containing those instructions are invalidated.

### **Prototype**

void Xil\_ICacheInvalidateRange(INTPTR adr, u32 len);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidateRange function arguments.

### Table 208: Xil\_ICacheInvalidateRange Arguments

Name	Description
adr	32bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### Returns

None.





# **Cortex A53 32-bit Processor MMU Handling**

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.

None.

Note:

### Table 209: Quick Function Reference

Туре	Name	Arguments
void	Xil_SetTlbAttributes	UINTPTR Addr u32 attrib
void	Xil_EnableMMU	None.
void	Xil_DisableMMU	None.

# **Functions**

# Xil\_SetTlbAttributes

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

Note: The MMU or D-cache does not need to be disabled before changing a translation table entry.

### **Prototype**

void Xil\_SetTlbAttributes(UINTPTR Addr, u32 attrib);

#### **Parameters**

The following table lists the Xil\_SetTlbAttributes function arguments.

# Table 210: Xil\_SetTlbAttributes Arguments

Name	Description
Addr	32-bit address for which the attributes need to be set.
attrib	Attributes for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.



None.

# Xil\_EnableMMU

Enable MMU for Cortex-A53 processor in 32bit mode.

This function invalidates the instruction and data caches before enabling MMU.

# **Prototype**

void Xil\_EnableMMU(void);

#### **Parameters**

The following table lists the Xil\_EnableMMU function arguments.

# **Table 211: Xil\_EnableMMU Arguments**

Name	Description
None.	

#### **Returns**

None.

# Xil\_DisableMMU

Disable MMU for Cortex A53 processors in 32bit mode.

This function invalidates the TLBs, Branch Predictor Array and flushed the data cache before disabling the MMU.

**Note:** When the MMU is disabled, all the memory accesses are treated as strongly ordered.

### **Prototype**

void Xil\_DisableMMU(void);

#### **Parameters**

The following table lists the Xil\_DisableMMU function arguments.



### Table 212: Xil\_DisableMMU Arguments

Name	Description
None.	

#### Returns

None.

# **Cortex A53 32-bit Mode Time Functions**

xtime\_l.h provides access to the 64-bit physical timer counter.

### **Table 213: Quick Function Reference**

Туре	Name	Arguments
u64	arch_counter_get_cntvct	void
void	XTime_StartTimer	None.
void	XTime_SetTime	XTime Xtime_Global
void	XTime_GetTime	XTime * Xtime_Global

# **Functions**

# arch\_counter\_get\_cntvct

#### **Prototype**

u64 arch\_counter\_get\_cntvct(void);

# XTime\_StartTimer

Start the 64-bit physical timer counter.

**Note:** The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation.



### **Prototype**

void XTime\_StartTimer(void);

#### **Parameters**

The following table lists the XTime\_StartTimer function arguments.

### **Table 214: XTime\_StartTimer Arguments**

Name	Description
None.	

#### Returns

None.

# XTime\_SetTime

Timer of A53 runs continuously and the time can not be set as desired.

This API doesn't contain anything. It is defined to have uniformity across platforms.

Note: None.

### **Prototype**

void XTime\_SetTime(XTime Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_SetTime function arguments.

### Table 215: XTime\_SetTime Arguments

Name	Description
Xtime_Global	64bit Value to be written to the Global Timer Counter Register. But since the function does not contain anything, the value is not used for anything.

#### Returns

None.

# XTime\_GetTime

Get the time from the physical timer counter register.

Note: None.



### **Prototype**

void XTime\_GetTime(XTime \*Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_GetTime function arguments.

### **Table 216: XTime\_GetTime Arguments**

Name	Description
Xtime_Global	Pointer to the 64-bit location to be updated with the current value in physical timer counter.

#### Returns

None.

# Cortex A53 32-bit Processor Specific Include Files

The xpseudo\_asm.h includes xreg\_cortexa53.h and xpseudo\_asm\_gcc.h.

The xreg\_cortexa53.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs, co-processor registers and floating point registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation etc. These inline assembler instructions can be used from drivers and user applications written in C.





## Cortex A53 64-bit Processor API

## Cortex A53 64-bit Processor API

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode. The 64-bit mode of cortex-A53 contains ARMv8-A architecture. This section provides a linked summary and detailed descriptions of the Cortex A53 64-bit Processor APIs.

Note: These APIs are applicable for the Cortex-A72 processor as well.

## **Cortex A53 64-bit Processor Boot Code**

The boot code performs minimum configuration which is required for an application. Cortex-A53 starts by checking current exception level. If the current exception level is EL3 and BSP is built for EL3, it will do initialization required for application execution at EL3. Below is a sequence illustrating what all configuration is performed before control reaches to main function for EL3 execution.

- 1. Program vector table base for exception handling
- 2. Set reset vector table base address.
- 3. Program stack pointer for EL3
- 4. Routing of interrupts to EL3
- 5. Enable ECC protection
- 6. Program generic counter frequency
- 7. Invalidate instruction cache, data cache and TLBs
- 8. Configure MMU registers and program base address of translation table
- 9. Transfer control to \_start which clears BSS sections and runs global constructor before jumping to main application



If the current exception level is EL1 and BSP is also built for EL1\_NONSECURE it will perform initialization required for application execution at EL1 non-secure. For all other combination, the execution will go into infinite loop. Below is a sequence illustrating what all configuration is performed before control reaches to main function for EL1 execution.

- 1. Program vector table base for exception handling
- 2. Program stack pointer for EL1
- 3. Invalidate instruction cache, data cache and TLBs
- 4. Configure MMU registers and program base address of translation table
- 5. Transfer control to \_start which clears BSS sections and runs global constructor before jumping to main application

## **Cortex A53 64-bit Processor Cache Functions**

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches.

It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

**Table 217: Quick Function Reference** 

Туре	Name	Arguments
void	Xil_DCacheEnable	void
void	Xil_DCacheDisable	void
void	Xil_DCacheInvalidate	void
void	Xil_DCacheInvalidateRange	INTPTR adr INTPTR len
void	Xil_DCacheInvalidateLine	INTPTR adr
void	Xil_DCacheFlush	void
void	Xil_DCacheFlushLine	INTPTR adr
void	Xil_ICacheEnable	void



#### Table 217: Quick Function Reference (cont'd)

Туре	Name	Arguments
void	Xil_ICacheDisable	void
void	Xil_ICacheInvalidate	void
void	Xil_ICacheInvalidateRange	INTPTR adr INTPTR len
void	Xil_ICacheInvalidateLine	INTPTR adr
void	Xil_ConfigureL1Prefetch	u8 num

## **Functions**

## Xil\_DCacheEnable

Enable the Data cache.

## **Prototype**

void Xil\_DCacheEnable(void);

#### **Returns**

None.

## Xil\_DCacheDisable

Disable the Data cache.

#### **Prototype**

void Xil\_DCacheDisable(void);

#### Returns

None.

## Xil\_DCacheInvalidate

Invalidate the Data cache.



The contents present in the cache are cleaned and invalidated.

**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

#### **Prototype**

void Xil\_DCacheInvalidate(void);

#### Returns

None.

## Xil\_DCacheInvalidateRange

Invalidate the Data cache for the given address range.

The cachelines present in the adderss range are cleaned and invalidated

**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

#### **Prototype**

void Xil\_DCacheInvalidateRange(INTPTR adr, INTPTR len);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateRange function arguments.

#### Table 218: Xil\_DCacheInvalidateRange Arguments

Name	Description
adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

## Xil\_DCacheInvalidateLine

Invalidate a Data cache line.





The cacheline is cleaned and invalidated.

**Note:** In Cortex-A53, functionality to simply invalid the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

#### **Prototype**

void Xil\_DCacheInvalidateLine(INTPTR adr);

#### **Parameters**

The following table lists the Xil\_DCacheInvalidateLine function arguments.

#### Table 219: Xil\_DCacheInvalidateLine Arguments

Name	Description
adr	64bit address of the data to be flushed.

#### Returns

None.

## Xil DCacheFlush

Flush the Data cache.

#### **Prototype**

void Xil\_DCacheFlush(void);

#### Returns

None.

## Xil\_DCacheFlushLine

Flush a Data cache line.

If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

**Note:** The bottom 6 bits are set to 0, forced by architecture.



#### **Prototype**

void Xil\_DCacheFlushLine(INTPTR adr);

#### **Parameters**

The following table lists the <code>Xil\_DCacheFlushLine</code> function arguments.

#### Table 220: Xil\_DCacheFlushLine Arguments

Name	Description
adr	64bit address of the data to be flushed.

#### Returns

None.

## Xil\_ICacheEnable

Enable the instruction cache.

#### **Prototype**

void Xil\_ICacheEnable(void);

#### Returns

None.

## Xil\_ICacheDisable

Disable the instruction cache.

#### **Prototype**

void Xil\_ICacheDisable(void);

#### **Returns**

None.

## Xil\_ICacheInvalidate

Invalidate the entire instruction cache.



#### **Prototype**

void Xil\_ICacheInvalidate(void);

#### **Returns**

None.

## Xil\_ICacheInvalidateRange

Invalidate the instruction cache for the given address range.

If the instructions specified by the address range are cached by the instrunction cache, the cachelines containing those instructions are invalidated.

#### **Prototype**

void Xil\_ICacheInvalidateRange(INTPTR adr, INTPTR len);

#### **Parameters**

The following table lists the Xil\_ICacheInvalidateRange function arguments.

#### Table 221: Xil\_ICacheInvalidateRange Arguments

Name	Description
adr	64bit start address of the range to be invalidated.
len	Length of the range to be invalidated in bytes.

#### **Returns**

None.

## Xil\_ICacheInvalidateLine

Invalidate an instruction cache line.

If the instruction specified by the parameter adr is cached by the instruction cache, the cacheline containing that instruction is invalidated.

**Note:** The bottom 6 bits are set to 0, forced by architecture.

#### **Prototype**

void Xil\_ICacheInvalidateLine(INTPTR adr);





#### **Parameters**

The following table lists the Xil\_ICacheInvalidateLine function arguments.

#### Table 222: Xil\_ICacheInvalidateLine Arguments

Name	Description
adr	64bit address of the instruction to be invalidated.

#### Returns

None.

## Xil\_ConfigureL1Prefetch

Configure the maximum number of outstanding data prefetches allowed in L1 cache.

Note: This function is implemented only for EL3 privilege level.

#### **Prototype**

void Xil\_ConfigureL1Prefetch(u8 num);

#### **Parameters**

The following table lists the Xil\_ConfigureL1Prefetch function arguments.

#### Table 223: Xil\_ConfigureL1Prefetch Arguments

Name	Description
num	maximum number of outstanding data prefetches allowed, valid values are 0-7.

#### **Returns**

None.

## **Cortex A53 64-bit Processor MMU Handling**

MMU function equip users to modify default memory attributes of MMU table as per the need.

None.

Note:



#### Table 224: Quick Function Reference

Туре	Name	Arguments
void	Xil_SetTlbAttributes	UINTPTR Addr u64 attrib

## **Functions**

## Xil\_SetTlbAttributes

It sets the memory attributes for a section, in the translation table.

If the address (defined by Addr) is less than 4GB, the memory attribute(attrib) is set for a section of 2MB memory. If the address (defined by Addr) is greater than 4GB, the memory attribute (attrib) is set for a section of 1GB memory.

Note: The MMU and D-cache need not be disabled before changing an translation table attribute.

#### **Prototype**

void Xil\_SetTlbAttributes(UINTPTR Addr, u64 attrib);

#### **Parameters**

The following table lists the Xil\_SetTlbAttributes function arguments.

#### Table 225: Xil\_SetTlbAttributes Arguments

Name	Description
Addr	64-bit address for which attributes are to be set.
attrib	Attribute for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

#### **Returns**

None.

## **Cortex A53 64-bit Mode Time Functions**

xtime\_I.h provides access to the 64-bit physical timer counter.



#### Table 226: Quick Function Reference

Туре	Name	Arguments
void	XTime_StartTimer	None.
void	XTime_SetTime	XTime Xtime_Global
void	XTime_GetTime	XTime * Xtime_Global

## **Functions**

#### XTime\_StartTimer

Start the 64-bit physical timer counter.

**Note:** The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation. This API is effective only if BSP is built for EL3. For EL1 Non-secure, it simply exits.

#### **Prototype**

void XTime\_StartTimer(void);

#### **Parameters**

The following table lists the XTime\_StartTimer function arguments.

#### Table 227: XTime\_StartTimer Arguments

Name	Description
None.	

#### **Returns**

None.

## XTime\_SetTime

Timer of A53 runs continuously and the time can not be set as desired.

This API doesn't contain anything. It is defined to have uniformity across platforms.

Note: None.



#### **Prototype**

void XTime\_SetTime(XTime Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_SetTime function arguments.

#### Table 228: XTime\_SetTime Arguments

Name	Description
Xtime_Global	64bit value to be written to the physical timer counter register. Since API does not do anything, the value is not utilized.

#### **Returns**

None.

## XTime\_GetTime

Get the time from the physical timer counter register.

Note: None.

#### **Prototype**

void XTime\_GetTime(XTime \*Xtime\_Global);

#### **Parameters**

The following table lists the XTime\_GetTime function arguments.

#### *Table 229:* **XTime\_GetTime Arguments**

Name	Description
_	Pointer to the 64-bit location to be updated with the current value of physical timer counter register.

#### Returns

None.



## Cortex A53 64-bit Processor Specific Include Files

The xpseudo\_asm.h includes xreg\_cortexa53.h and xpseudo\_asm\_gcc.h.

The xreg\_cortexa53.h file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs and floating point registers.

The xpseudo\_asm\_gcc.h contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation etc. These inline assembler instructions can be used from drivers and user applications written in C.





# Additional Resources and Legal Notices

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

## **Documentation Navigator and Design Hubs**

Xilinx® Documentation Navigator (DocNav) provides access to Xilinx documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the Vivado<sup>®</sup> IDE, select Help → Documentation and Tutorials.
- On Windows, select Start → All Programs → Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

Xilinx Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNay, click the **Design Hubs View** tab.
- On the Xilinx website, see the Design Hubs page.

Note: For more information on DocNay, see the Documentation Navigator page on the Xilinx website.



## **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

#### Copyright

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.