

Lab 4 - Stopwatch

Nathaniel Fargo

ECE 3700


1. Introduction

This lab focused on designing and implementing a digital stopwatch on the DE10-Lite FPGA board using Verilog. The stopwatch counts from 0 to 9 in one-second intervals and can be controlled using start/resume, stop/pause, and reset inputs. The project aimed to enhance our understanding of sequential circuits, clock division, and finite state machine (FSM) design.

2. Overview of Design

The design comprises multiple Verilog modules, including a top-level module with an FSM, a clock divider, and a binary-to-7-segment display converter. The top module orchestrates the stopwatch's operation, responding to input signals and updating the display accordingly.

BLOCK DIAGRAM OF TOP-LEVEL MODULE



TOP.V CODE

```

1  module Top (
2      input clk_50mhz,
3      input reset,
4      input start,
5      input stop,
6      output [6:0] segment_display
7  );
8
9  // hold the current output (0-9)
10 reg [3:0] stopwatch_counter;
11
12 // manage different states
13 localparam RESET = 2'b00;
14 localparam IDLE = 2'b01;
15 localparam COUNTING = 2'b10;
16 reg [1:0] state;
17
18 initial begin
19     stopwatch_counter <= 0;
20     state <= IDLE;
21 end
22
23 // create clocks
24 wire clk_1hz;
25 wire clk_en = (state == COUNTING);
26
27 ClkDiv50M clk_div_inst (
28     .clk_50mhz(clk_50mhz),
29     .clk_1hz(clk_1hz),
30     .en(clk_en),
31     .reset(reset)
32 );
33
34 // fast logic
35 always @(posedge clk_50mhz) begin
36
37     // handle inputs here
38     if (reset) begin
39         state <= RESET;
40
41     end else if (~stop | (state == RESET)) begin
42         state <= IDLE;
43     end else if (~start) begin
44         state <= COUNTING;
45     end
46
47 end
48
49 // slow logic
50 always @ (posedge clk_1hz) begin
51     // FSM
52     case (state)
53         IDLE: begin
54             // do nothing
55         end
56         COUNTING: begin
57             // increment stopwatch
58             stopwatch_counter <= stopwatch_counter + 1;
59             if (stopwatch_counter == 9)
60                 stopwatch_counter <= 0;
61         end
62         RESET: begin
63             // reset stopwatch
64             stopwatch_counter <= 0;
65         end
66     endcase
67 end
68
69 // instantiate hex to 7 segment display
70 HexTo7Seg segment_display_converter_inst (
71     .hex_input(stopwatch_counter),
72     .segment_display(segment_display)
73 );
74
endmodule

```

Above is the code that implements the various submodules and interfaces with the FPGA pins.

3. Binary to 7-Segment Display

The HexTo7SegmentDisplay.v module converts a 4-bit BCD output into signals for the 7-segment display. This enables the stopwatch to visually display numbers from 0 to 9.

HEXTO7SEGMENTDISPLAY.V CODE

```

1 /*
2  * Uses the 7-segment display lights on the MAX10 to indicate the
3  * number counted by four slide switches.
4  */
5 module HexTo7Seg(
6     input [3:0] hex_input,
7     output reg [6:0] segment_display
8 );
9
10 always@(*) begin
11     // "always@(*)" (using a *) means "be sensitive to all the inputs".
12     // If you only want to be sensitive to some inputs or variables then specify which ones rath
13     // for example: "always@(hex_input[1])" will trigger all code in the always block any time t
14     // The seven-segment lights on your board are "active low" (hence the use of the negation sy
15     // See page 25 in the user manual to see what "active low" mean. The push buttons on your FP
16     case (hex_input)
17         4'h0: segment_display = ~7'b0111111; // 0
18         4'h1: segment_display = ~7'b0000110; // 1
19         4'h2: segment_display = ~7'b1011011; // 2
20         4'h3: segment_display = ~7'b1001111; // 3
21         4'h4: segment_display = ~7'b1100110; // 4
22         4'h5: segment_display = ~7'b1101101; // 5
23         4'h6: segment_display = ~7'b1111101; // 6
24         4'h7: segment_display = ~7'b0000111; // 7
25         4'h8: segment_display = ~7'b1111111; // 8
26         4'h9: segment_display = ~7'b1101111; // 9
27         4'hA: segment_display = ~7'b1111011; // A
28         4'hB: segment_display = ~7'b1111100; // b
29         4'hC: segment_display = ~7'b1011000; // c
30         4'hD: segment_display = ~7'b1011110; // d
31         4'hE: segment_display = ~7'b1111001; // E
32         4'hF: segment_display = ~7'b1110001; // F
33         default: segment_display = ~7'b0000000; // all lights off
34     endcase
35 end
36
endmodule

```

4. Clock Divider

The ClkDiv50M.v module divides the 50 MHz input clock from the DE10-Lite board to a 1 Hz output, providing a timing signal suitable for real-time counting.

This module uses a 32-bit counter to count clock cycles and toggles the output when it reaches 25 million. The divided clock signal ensures that the stopwatch increments at one-second intervals, aligning with human perception.

CLKDIV50M.V CODE

```
1  module ClkDiv50M (
2      input clk_50mhz,
3      output reg clk_1hz,
4      input en,
5      input reset
6  );
7
8      reg [31:0] clk_div = 0;
9      reg reset_prev = 0;
10
11     always @ (posedge clk_50mhz) begin
12
13         reset_prev <= reset;
14
15         if (reset) begin
16
17             // reset counter
18             clk_div <= 0;
19
20             // quick rising edge on clock reset
21             if (~reset_prev)
22                 clk_1hz <= 0;
23             else
24                 clk_1hz <= 1;
25
26         end else if (en) begin
27
28             clk_div <= clk_div + 1;
29
30             if (clk_div == 24_999_999) begin
31                 //if (clk_div == 500) begin
32                     clk_div <= 0;
33                     clk_1hz <= ~clk_1hz;
34                 end
35
36             end
37
38         end
39
40     endmodule
```

5. Simulation

The tb_Top.v module simulates the behavior of the Top.v module by applying various input signals to validate the stopwatch's functionality.


The testbench covers scenarios such as starting, pausing, and resetting the stopwatch. The simulation verified that the FSM transitioned correctly between states and that the counter behaved as expected.

TB_TOP.V CODE

```
1  module tb_Top;
2    reg clk_50mhz;
3    reg reset;
4    reg start;
5    reg stop;
6    wire [6:0] segment_display;
7
8    Top dut (
9      .clk_50mhz(clk_50mhz),
10     .reset(reset),
11     .start(start),
12     .stop(stop),
13     .segment_display(segment_display)
14   );
15
16  initial begin
17    clk_50mhz = 0;
18    forever begin
19      #10;
20      clk_50mhz = ~clk_50mhz;
21    end
22  end
23
24  initial begin
25
26    reset = 1;
27    #120000;
28    reset = 0;
29    start = 1;
30    stop = 1;
31    #100000;
32    start = 0;
33    #200000;
34    start = 1;
35    #200000;
36    stop = 0;
37    #200000;
38    stop = 1;
39    #300000;
40
41    #100000;
42    start = 0;
43    #200000;
44    start = 1;
45
46    $done;
47  end
```

In order to simulate these signals in shorter amounts of time, the delay period of the slow clock module was shortened from 50 million to 500, and the following waveforms were observed.

SIMULATION WAVEFORM




We can see the signals are changing once START is toggled, and stop once STOP is toggled. Additionally the reset functionality was proven to work as expected.

6. Netlist Analysis

For this lab we can also view the setlist output. Below is the generate RTL setlist.

RTL NETLIST SCHEMATIC



The synthesis report confirmed that the design was correctly mapped and placed, indicating that the FSM and sequential logic were effectively implemented. The netlist highlighted the clock divider's role in synchronizing the counting process with the reduced clock signal. We also see a couple of flip-flop/latch components that indicate the use of a clock in sequential logic.

7. Conclusion

This lab successfully demonstrated the design and implementation of a sequential circuit using Verilog. The completed stopwatch met all functional requirements, counting accurately in response to input signals. The lab reinforced the importance of modular design, simulation, and synthesis in digital circuit development.