

Sean Fuhrman Nathaniel Greenberg  
Professor Koushanfar  
ECE 111  
16 December 2023

## Lab Report ECE 111 Final Project

### **SHA-256**

#### **Explain briefly what SHA-256 is**

SHA-256 is a cryptographic hash function used to create a unique 256-bit hash value for any input message. Its primary purpose is to enhance security by ensuring that even a small change in the input produces a significantly different hash output. This fixed-size output, commonly 32 bytes, adds consistency and predictability to the hashing process. SHA-256 is designed to resist collision attacks and preimage attacks, making it a secure choice for various cryptographic applications. In blockchain systems like Bitcoin, SHA-256 is integral to the proof-of-work algorithm, securing transactions and linking blocks together. Beyond blockchain, SHA-256 is widely applied in digital signatures and certificate authorities. Its role is to verify the authenticity and integrity of digital documents, software, and communication by generating a reliable hash value. This makes SHA-256 a fundamental tool for securing digital information in diverse online applications.

### **SHA256 Implementation Algorithm**

We have 8 states: IDLE, BLOCK, COMPUTE, WRITE, READ, WAIT, INIT\_WRITE.

IDLE:

- Wait for start signal, once it is received:
  - Initialize H0 - H7
  - Initialize A,B,C,D,E,F,G,H with H0-H7 values
  - Initialize all counting and tracking variables to 0
  - Go to BLOCK state

BLOCK:

- Check if all blocks have been processed
  - If yes, go to INIT\_WRITE state
- Check if a block has been read into memory
  - If no, go to WAIT state to continue reading
  - If yes, go to COMPUTE state to compute current block

WAIT:

- Check if a full block has been read:
  - If no, go to READ
  - If yes, go to BLOCK

READ:

- Check if the current block/word needs to be padding:

- If so, add appropriate padding word
- If not, read the current `read_addr` from memory and increment the offset
- Go to WAIT state

COMPUTE:

- For 64 cycles, compute next step of SHA256
- If 64 cycles is done, store output in H0-H7 then go to BLOCK state

INIT\_WRITE:


- Initialize write address and offset, and assign H0-H7 to `hash_out` array
- Go to WRITE

WRITE:


- Loops 8 times to write out the 8 blocks of `hash_out`
- Go to IDLE [algorithm done]

### **Simulation waveform snapshot for SHA-256**


**20 words**



**30 words**



**40 words**



## Resource utilization for SHA-256

**20 words**

	Resource	Usage
1	▼ Estimated ALUTs Used	1773
1	-- Combinational ALUTs	1773
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	1890
3		
4	▼ Estimated ALUTs Unavailable	237
1	-- Due to unpartnered combinational logic	237
2	-- -- Due to unpartnered combinational logic	0
5		
6	Total combinational functions	1773
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	407
3	-- 5 input functions	296
4	-- 4 input functions	9
5	-- <=3 input functions	1061
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	1226
2	-- extended LUT mode	0
3	-- arithmetic mode	419
4	-- shared arithmetic mode	128
10		
11	Estimated ALUT/register pairs used	2690
12		
13	▼ Total registers	1890
1	-- Dedicated logic registers	1890

13	▼ Total registers	1890
1	-- Dedicated logic registers	1890
2	-- I/O registers	0
3	-- LUT_REGs	0
14		
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	1891
22	Total fan-out	15260
23	Average fan-out	3.91

**30 words**

	Resource	Usage
1	Estimated ALUTs Used	1767
1	-- Combinational ALUTs	1767
2	-- Combinational ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	1890
3		
4	Estimated ALUTs Unavailable	34
1	-- Due to unpartnered combinational logic	34
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	1767
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	204
3	-- 5 input functions	277
4	-- 4 input functions	227
5	-- <=3 input functions	1059
8		
9	Combinational ALUTs by mode	
1	-- normal mode	1220
2	-- extended LUT mode	0
3	-- arithmetic mode	419
4	-- shared arithmetic mode	128
10		

10		
11	Estimated ALUT/register pairs used	2481
12		
13	▼ Total registers	1890
1	-- Dedicated logic registers	1890
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	1891
22	Total fan-out	14813
23	Average fan-out	3.81

**40 words**

	Resource	Usage
1	▼ Estimated ALUTs Used	1774
1	-- Combinational ALUTs	1774
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	1890
3		
4	▼ Estimated ALUTs Unavailable	254
1	-- Due to unpartnered combinational logic	254
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	1774
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	424
3	-- 5 input functions	280
4	-- 4 input functions	11
5	-- <=3 input functions	1059
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	1227
2	-- extended LUT mode	0
3	-- arithmetic mode	419
4	-- shared arithmetic mode	128
10		
11	Estimated ALUT/register pairs used	2708
12		
13	▼ Total registers	1890

13	▼ Total registers	1890
1	-- Dedicated logic registers	1890
2	-- Dedicated logic registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	1891
22	Total fan-out	15283
23	Average fan-out	3.92

The resource utilization for 20 words, 30 words, and 40 words are all very similar. This makes sense because the state machine/ hardware doesn't really change for all the word settings. It would just have a longer delay because it requires a longer number of cycles to process more blocks.

#### Provide modelsim transcript window output indicating passing test results generated from self-checker in testbench for SHA-256

##### 20 words

```
# *****
# -----
# COMPARE HASH RESULTS:
# -----
# Correct H[0] = 5b8feb0a Your H[0] = 5b8feb0a
# Correct H[1] = d258a227 Your H[1] = d258a227
# Correct H[2] = 116df790 Your H[2] = 116df790
# Correct H[3] = 66c9d8cc Your H[3] = 66c9d8cc
# Correct H[4] = 47e75276 Your H[4] = 47e75276
# Correct H[5] = a5316e2f Your H[5] = a5316e2f
# Correct H[6] = d1965a81 Your H[6] = d1965a81
# Correct H[7] = 5904edff Your H[7] = 5904edff
# *****
#
# CONGRATULATIONS! All your hash results are correct!
#
# Total number of cycles: 214
#
#
# *****
#
# ** Note: $stop : H:/Fall2023_final_project_SHA256_and_Bitcoin/Final_Project/Final_Project/simplified_sha256/tb_simplified_sha256_20w.sv(231)
# Time: 4330 ps Iteration: 2 Instance: /tb_simplified_sha256
```

##### 30 words

```

# -----
# COMPARE HASH RESULTS:
# -----
# Correct H[0] = abde57db Your H[0] = abde57db
# Correct H[1] = fb3f1bda Your H[1] = fb3f1bda
# Correct H[2] = 6c6f9e96c Your H[2] = 6c6f9e96c
# Correct H[3] = 6bdea244 Your H[3] = 6bdea244
# Correct H[4] = 8d5ff7cf Your H[4] = 8d5ff7cf
# Correct H[5] = 6d41389a Your H[5] = 6d41389a
# Correct H[6] = f85598ec Your H[6] = f85598ec
# Correct H[7] = 9b97cccl Your H[7] = 9b97cccl
# ****
#
# CONGRATULATIONS! All your hash results are correct!
#
# Total number of cycles:      316
#
#
# ****
#
# ** Note: $stop : H:/Fall2023_final_project_SHA256_and_Bitcoin/Final_Project/Final_Project/simplified_sha256/tb_simplified_sha256_30w.sv(233)
#   Time: 6370 ps Iteration: 2 Instance: /tb_simplified_sha256

```

## 40 words

```


# -----
# COMPARE HASH RESULTS:
# -----
# Correct H[0] = 0244238c Your H[0] = 0244238c
# Correct H[1] = d2a3d7be Your H[1] = d2a3d7be
# Correct H[2] = 63ad61e7 Your H[2] = 63ad61e7
# Correct H[3] = 44f2fad8 Your H[3] = 44f2fad8
# Correct H[4] = f0da0c1b Your H[4] = f0da0c1b
# Correct H[5] = 10d16d52 Your H[5] = 10d16d52
# Correct H[6] = 86e5e36d Your H[6] = 86e5e36d
# Correct H[7] = a108b1c4 Your H[7] = a108b1c4
# ****
#
# CONGRATULATIONS! All your hash results are correct!
#
# Total number of cycles:      316
#
#
# ****
#
# ** Note: $stop : H:/Fall2023_final_project_SHA256_and_Bitcoin/Final_Project/Final_Project/simplified_sha256/tb_simplified_sha256_40w.sv(232)
#   Time: 6370 ps Iteration: 2 Instance: /tb_simplified_sha256

```

## Provide Timing Fmax report snapshots

	Fmax	Restricted Fmax	Clock Name	Note
1	181.69 MHz	181.69 MHz	clk	

## simplified\_sha256.fit



The screenshot shows the Notepad++ interface with two tabs open: "ECE111\_finalproject.fit.summary" and "ECE111\_finalproject.fit.rpt". The "fit.rpt" tab is active and displays a Fitter Summary report. The report includes various parameters such as Fitter Status, Quartus Prime Version, Revision Name, Top-level Entity Name, Family, Device, Timing Models, Logic utilization, Combinational ALUTs, Memory ALUTs, Dedicated logic registers, Total registers, Total pins, Total virtual pins, Total block memory bits, DSP block 18-bit elements, Total GXB Receiver Channel PCS, Total GXB Receiver Channel PMA, Total GXB Transmitter Channel PCS, Total GXB Transmitter Channel PMA, Total PLLs, and Total DLLs. The "Dedicated logic registers" row is highlighted in purple.

```
64
65
66
67 +-----+
68 ; Fitter Summary ;
69 +-----+
70 ; Fitter Status ; Successful - Fri Dec 15 23:09:36 2023 ;
71 ; Quartus Prime Version ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
72 ; Revision Name ; ECE111_finalproject ;
73 ; Top-level Entity Name ; simplified_sha256 ;
74 ; Family ; Arria II GX ;
75 ; Device ; EP2AGX45CU17I3 ;
76 ; Timing Models ; Final ;
77 ; Logic utilization ; 6 % ;
78 ; Combinational ALUTs ; 1,202 / 36,100 ( 3 % ) ;
79 ; Memory ALUTs ; 0 / 18,050 ( 0 % ) ;
80 ; Dedicated logic registers ; 1,858 / 36,100 ( 5 % ) ;
81 ; Total registers ; 1858 ;
82 ; Total pins ; 118 / 176 ( 67 % ) ;
83 ; Total virtual pins ; 0 ;
84 ; Total block memory bits ; 0 / 2,939,904 ( 0 % ) ;
85 ; DSP block 18-bit elements ; 0 / 232 ( 0 % ) ;
86 ; Total GXB Receiver Channel PCS ; 0 / 4 ( 0 % ) ;
87 ; Total GXB Receiver Channel PMA ; 0 / 4 ( 0 % ) ;
88 ; Total GXB Transmitter Channel PCS ; 0 / 4 ( 0 % ) ;
89 ; Total GXB Transmitter Channel PMA ; 0 / 4 ( 0 % ) ;
90 ; Total PLLs ; 0 / 4 ( 0 % ) ;
91 ; Total DLLs ; 0 / 2 ( 0 % ) ;
92 +-----+-----+
```

## simplified\_sha256.sta

## Bitcoin Hashing

### **Explain briefly what Bitcoin Hashing is**

In the Bitcoin mining project, the computer reads a 19-word block header and calculates the double SHA-256 hash for 16 different nonce values. These resulting hash values are stored in memory at a specific location. The computer keeps doing this until it finishes, and a "done" flag shows that the computation is complete. This project mimics the essential steps of Bitcoin mining, where miners try different nonces to find a hash value that meets specific requirements, allowing them to add a new block to the blockchain.

### **Describe algorithm for Bitcoin hashing**

We have 7 states: IDLE,READ, WAIT, COMPUTE\_FIRST, COMPUTE\_SECOND, PREP\_THIRD, COMPUTE\_THIRD, WRITE

IDLE:

- Wait for start signal, once it is received:
  - Initialize H0 - H7
  - Initialize A,B,C,D,E,F,G,H with H0-H7 values
  - Initialize all counting and tracking variables to 0
  - Go to WAIT state

**WAIT:**

- Check if reading is done
  - If yes:
    - store the first 16 words from the message into w.
    - Go to COMPUTE\_FIRST state
  - If no
    - Go to READ state

**READ:**

- Check if full 19-word header has been read in
  - If yes:
    - Add nonce, and 12 words of padding to header
  - If no:
    - Read in a word, increment address
- Go to WAIT state

**COMPUTE\_FIRST:**

- Go through 64 cycles of computing the first hash block (same for all nonces)
- Once that cycle is done, save the results, and initialize w for the following nonce calculations.
  - A2,B2,C2,D2,E2,F2,G2,H2 are num\_nonce long arrays for the sha computation cycles. They are initialized to the results of the first block.
- Go to Compute Second state

**COMPUTE\_SECOND**

- Go through 64 cycles of computing the second hash block, all in parallel with different nonce values.
- After this cycle store the results and add padding for the second round of SHA algorithm
- Go to PREP\_THIRD state

**PREP\_THIRD**

- Store the results of COMPUTE\_SECOND into W for the SHA algorithm. This is all still parallel for different nonces
- Go to COMPUTE\_THIRD state


**COMPUTE\_THIRD**


- Go through 64 cycles of computing the last SHA block, still all in parallel for different nonces
- After this, only store the first hash\_out block for writing
- Go to WRITE state and initialize the write address.

**WRITE:**

- In 8 cycles, write the hash\_out into memory
- After Go to IDLE [algorithm] done

## Simulation waveform snapshot for Bitcoin Hashing





**Provide modelsim transcript window output indicating passing test results generated from self-checker in testbench for Bitcoin Hashing**

```
COMPARE HASH RESULTS:
-----
Correct HO[ 0] = a0211662 Your HO[ 0] = a0211662
Correct HO[ 1] = bfbb6cccd Your HO[ 1] = bfbb6cccd
Correct HO[ 2] = da017047 Your HO[ 2] = da017047
Correct HO[ 3] = lc34e2aa Your HO[ 3] = lc34e2aa
Correct HO[ 4] = 58993aea Your HO[ 4] = 58993aea
Correct HO[ 5] = b41b7a67 Your HO[ 5] = b41b7a67
Correct HO[ 6] = 04cf2ceb Your HO[ 6] = 04cf2ceb
Correct HO[ 7] = 85ab3945 Your HO[ 7] = 85ab3945
Correct HO[ 8] = f4539616 Your HO[ 8] = f4539616
Correct HO[ 9] = 0e4614d7 Your HO[ 9] = 0e4614d7
Correct HO[10] = 6bec8208 Your HO[10] = 6bec8208
Correct HO[11] = ce75ecf2 Your HO[11] = ce75ecf2
Correct HO[12] = 672cbla0 Your HO[12] = 672cbla0
Correct HO[13] = 4d48232a Your HO[13] = 4d48232a
Correct HO[14] = cfe99db3 Your HO[14] = cfe99db3
Correct HO[15] = 047d81b9 Your HO[15] = 047d81b9
*****  
CONGRATULATIONS! All your hash results are correct!
Total number of cycles: 257  
  
*****  
** Note: $stop : H:/Fall2023_final_project_SHA256_and_Bitcoin/Final_Project/Final_Project/bitcoin_hash/tb_bitcoin_hash.sv(338)
Time: 5190 ps Iteration: 2 Instance: /tb_bitcoin_hash
Break in Module tb_bitcoin_hash at H:/Fall2023_final_project_SHA256_and_Bitcoin/Final_Project/Final_Project/bitcoin_hash/tb_bitcoin_hash.sv line 338
```

**synthesis resource usage for bitcoin\_hash**

	Resource	Usage
1	▼ Estimated ALUTs Used	31687
1	-- Combinational ALUTs	31687
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	18994
3		
4	▼ Estimated ALUTs Unavailable	154
1	-- Due to unpartnered combinational logic	154
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	31687
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	875
3	-- 5 input functions	11659
4	-- 4 input functions	12
5	-- <=3 input functions	19141
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	23507
2	-- extended LUT mode	0
3	-- arithmetic mode	6004
4	-- shared arithmetic mode	2176
10		
11	Estimated ALUT/register pairs used	33163
12		
13	▼ Total registers	18994
1	-- Dedicated logic registers	18994

12		
13	▼ Total registers	18994
1	-- Dedicated logic registers	18994
2	-- I/O registers	0
3	-- LUT_REGS	0
14	-- LUT_REGS	
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk~input
21	Maximum fan-out	18995
22	Total fan-out	179811
23	Average fan-out	3.53

### Timing Report for bitcoin hash

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
  - Summary
  - Settings
    - Parallel Compilation
    - Source Files Read
    - Resource Usage Summary
    - Resource Utilization by Entity
  - State Machines
  - Optimization Results
  - Parameter Settings by Entity Inst
  - Post-Synthesis Netlist Statistics
  - Elapsed Time Per Partition
    - Messages
    - Suppressed Messages
- Fitter
- Assembler
- Timing Analyzer
  - Summary
  - Parallel Compilation
  - Clocks
  - Slow 900mV 100C Model
    - Fmax Summary
    - Timing Closure Recommend
    - Setup Summary

## Slow 900mV 100C Model Fmax Summary

<<Filter>>

	Fmax	Restricted Fmax	Clock Name	Note
1	133.76 MHz	133.76 MHz	clk	

## Fitter Report Snapshot for bitcoin hash

H:\Fall2023\_final\_project\_SHA256\_and\_Bitcoin\output\_files\ECE111\_finalproject.fit.rpt - Notepad++

File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?

ECE111\_finalproject.map.summary ECE111\_finalproject.map.smsg ECE111\_finalproject.fit.rpt

```
67 +-----+
68 ; Fitter Summary ;
69 +-----+
70 ; Fitter Status ; Successful - Sun Dec 17 00:19:12 2023 ;
71 ; Quartus Prime Version ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
72 ; Revision Name ; ECE111_finalproject ;
73 ; Top-level Entity Name ; bitcoin_hash ;
74 ; Family ; Arria II GX ;
75 ; Device ; EP2AGX45DF29I5 ;
76 ; Timing Models ; Final ;
77 ; Logic utilization ; 94 % ;
78 ; Combinational ALUTs ; 31,693 / 36,100 ( 88 % ) ;
79 ; Memory ALUTs ; 0 / 18,050 ( 0 % ) ;
80 ; Dedicated logic registers ; 18,994 / 36,100 ( 53 % ) ;
81 ; Total registers ; 18994 ;
82 ; Total pins ; 118 / 404 ( 29 % ) ;
83 ; Total virtual pins ; 0 ;
84 ; Total block memory bits ; 0 / 2,939,904 ( 0 % ) ;
85 ; DSP block 18-bit elements ; 0 / 232 ( 0 % ) ;
86 ; Total GXB Receiver Channel PCS ; 0 / 8 ( 0 % ) ;
87 ; Total GXB Receiver Channel PMA ; 0 / 8 ( 0 % ) ;
88 ; Total GXB Transmitter Channel PCS ; 0 / 8 ( 0 % ) ;
89 ; Total GXB Transmitter Channel PMA ; 0 / 8 ( 0 % ) ;
90 ; Total PLLs ; 0 / 4 ( 0 % ) ;
91 ; Total DLLs ; 0 / 2 ( 0 % ) ;
92 +-----+
93 +-----+
94
```

## STA fmax for bitcoin hash

```
+-----+
; Slow 900mV 100C Model Fmax Summary ;
+-----+-----+-----+
; Fmax ; Restricted Fmax ; Clock Name ; Note ;
+-----+-----+-----+
; 133.76 MHz ; 133.76 MHz ; clk ; ;
+-----+-----+-----+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.
```