Unit-1 Basic Structure of computers

- a) Computer Types
- b) Functional Units
- c) Basic Operational Concepts
- d) Bus structure
- e) Performance- Processor Clock, Basic Performance Equation, Clock rate
- f) Performance Measurement
- g) Historical Perspective
- h) Machine Instructions and Programs:
 - i. Numbers, Arithmetic Operations and Characters
 - ii. Memory Location and Addresses
 - iii. Memory Operations
 - iv. Instructions and Instruction Sequencing

Computer Types

- 1. Mainframe
- 2. Minicomputer
- 3. Supercomputer
- 4. Desktop computer
- 5. Server
- 6. Embedded computer

1. Mainframe

- Year 1960
- Costly
- Large size
- Multi-user
- Application: Data Processing & Scientific Computing (Bank, Government, Corporate)
- Response 100 sec. for million user

2. Minicomputer

- Year 1970
- Costlier
- Small size
- Multi-user
- Application: Data Processing & Scientific Computing (Scientific Laboratory)
- Time-sharing

3. Supercomputer • Year 1970

- Very large computer in the form of memory space & operating speed
- Use in number crunching and simulation studies in bigger organization (like, business houses or universities)

4. Desktop Computer

- Year 1980
- Less Costlier
- Small size
- Feature: Microprocessor
- Two Classes:
 - » Personal Computer also called Micro-computer Alternate of timesharing minicomputer, flexible and meet a wide range of end user needs
 - » Workstation: single user and contain special hardware

5. Server

- Year 1980
- Costlier
- Size
- Dedicated to provide large scale services
 - Reliable
 - Long-term file storage and access
 - Large memory
 - More computing power

Personal Digital Assistant

- Year 1990
- First hand held computing devices
- High performance digital consumer electronics video game, set-top box

6. Embedded Computer

- Year 2000
- Controlled by microcontrollers, a single-chip computer and contain all necessary hardware and software to run the system for which it is programmed.
- Not capable of executing any user program
- Handle particular task
- Battery or solar cell operated, consume extremely less power
- Reduce the size and product cost
- ipods, digital camera, cellphone, digital watches, mp3 player, factory controller, automatic weighing machines, robots

Functional Units





Fig: Schematic representation of a computer

Reading from memory


Program Remove Watermark Now

ADD LOCA, R0




Addr	Data
6681	10
6682	20
6683	30
6684	40
6685	50
6686	ADD LOCA, RO

Basic Operational Concepts



Basic Operational Concepts




Basic Operational Steps for Execution of ADD Instruction

- 1. Program Counter (PC) shows a memory address of first instruction of the Program i.e. 6686.
- 2. The content of PC is transferred to the MAR.
- 3. The Control Unit sends the read control signal to the memory.
- 4. The MAR holds the address 6686 of the location to be accessed. The address signal is emitted from the MAR to the memory with the help of the Address Bus, to target the desired memory location.
- 5. After targeting the desired memory location, Next it has to be brought inside the processor on MDR through Data Bus.
- 6. The contents of the MDR are transferred to the Instruction Register (IR).
- 7. The IR holds the ADD instruction. One operand (R0) is available while the second operands resides in the memory at location LOCA.
- 8. IR sends LOCA (i.e. 6682) to MAR.
- 9. The content of address LOCA is targeted in the memory and fetched into the MDR from memory for read operation.
- 10. The contents (20) of the MDR is shifted into the ALU.
- 11. After obtaining the operands (20), the ALU adds this operands (20) to the operand in a register R0 (10) in the processor, and places the sum into register R0.
- 12. The Original contents of LOCA (6682) is preserved whereas the original contents (10) of R0 is overwritten by sum (30).


Basic Operational Concepts

Instruction Register

Load LOCA, R1




Basic Operational Concepts



Remove Watermark No

Bus Structures

Bus is a bunch of signal lines intended to carry digital signals in computer systems



Two Types of buses:

Synchronous communication techniques

- a) Address bus ———— Uni-directional
- b) Data bus ---> Bi-directional
- c) Control bus
- - Handshaking signal

Performance

What is the duty of any computer when it is operational?


- 1. Execute the software by fetching instructions from memory.
- 2. Look for any external signal and react accordingly.

Major duty of the processor is to run (or execute) the software, and this program execution is done continuously until the computer is switched off.


How this execution is done?

Several steps are to be combined together to respond to this question.

Major functions of a processor



Processor clock



The heart of any processor is its clock, which starts almost the moment a computer is switched on (powered). This clock is a simple digital signal producing ON or OFF states alternately, at equal time intervals.

Which counter is affected by this process?

The answer is –the Program Counter.

length of one clock cycle = P

Clock rate, $R = \frac{1}{P}$ cycles per second or hertz

Million \rightarrow Mega (M)

Billion \rightarrow Giga (G)


Clock Rate R	Clock period P		
500 MHz	2 ns		
1.25 GHz	0.8 ns		

Basic Performance Equation

User	Laboratory Engineer
Time taken to execute a job (program)	Total amount of work done in a given time
Program execution time a measure for performance	Throughput a measure for performance

Performance analysis should help answering questions such as how fast can a program be executed using a given computer?

In order to answer such a question, we need to determine the time taken by a computer to execute a given job.



Clock Rate

main

Clock rate can be increase by two ways:

- 1. Reducing the time needed to complete a basic step
- 2. Reducing the amount of processing done in one basic step

The Time processor takes to access

maintaining small cache memory in

be

memory can

side the processor.

Time required to execute a job by computer

reduce by

Executions execute one m/c instruction $N \times S$ Clock rate Cache Memory Reducing the percentage of access to main memory **Processor** Main Memory Bus

No. of basic steps need Remove Water

The Processor cache

No. of Instruction

Performance Measurement

Remove Watermark Nov

SPEC: stands for System performance Evaluation Corporation

It selects and publishes representative application programs for different application domains, together with test results for many commercially available computers

The benchmark program is compiled and run on one computer selected as a reference.


SPEC rating =
$$\frac{\text{Running time on the reference computer}}{\text{Running time on the computer under test}}$$

SPEC rating =
$$\left(\prod_{i=1}^{n} SPEC_{i}\right)^{\frac{1}{n}}$$

Benchmark Program	Reference Computer
SPEC95	SUN SPARCstation 10/40
SPEC2000	Ultra-SPARC 10 workstation with 300-MHz UltraSPARC-Iii processor

SPEC suit has collection of programs ranging from game playing, compiler, database applications to numerically intensive programs in astrophysics and quantum chemistry

SPEC rating: It is a measure of the combined effect of all factors affecting performance, including the compiler, the operating system, the processor, and memory of the computer.



<u>Time-line of Improvements in Computer</u>

ENIAC: Electronic numerical integrator and computer

IAS Machine: Institute for advanced study

CDC: control data corporation

PDP: Programmed data processor DEC: Digital Equipment corporation

<u>Historical Perspective</u>

Generations of Computers	Technology & Application	Software and Examples	Popular Model of Computers
First Generation (1945-54)	Vacuum tubes & relay memories, CPU driver by PC and Accumulator Fixed-point Arithmetic	Machine/Assembly languages, single user, no subroutine linkage, programmed I/O using CPU	ENIAC, IAS Machine, EDVAC, IBM 650, IBM 701
Second Generation (1955-64)	Transistors, core memories, I/O processor, Floating-point calculators	High-level language used with compilers, subroutine libraries, Batch processing monitor	ATLAS, B-5000, PDP-1, IBM 7090, CDC 1604

<u>Historical Perspective</u>

TISTOLICAL PEISPECTIVE					
Generations of Computers	Technology & Application	Software and Examples	Popular Model of Computers		
Computers	Application	Examples			
Third	Integrated circuits	Multiprogrammi	IBM 360/370,		
Generation	(SSI/MSI),	ng and time	CDC 6600,		
(1965-74)	microprogramming,	sharing	TI-ASC,		
	pipelining, cache and	Operating	HP 2100		
	look ahead processors	systems	PDP-8		
Fourth	LSI/VLSI and	Multiprocessor	VAX 9000,		
Generation	<u>Semiconductor</u>	OS, Languages,	Intel 8080,		
(1975-90)	memory	Compiler and	Cray XMP,		
	multiprocessors,	Environments for	IBM 3090		
	vector	parallel			
	supercomputers,	processing			
	multicomputer				

Historical Perspective

<u>IIIstoricari</u>	Installed I dispective					
Generations Technology &		Software and	Popular Model of			
Computers	Application	Examples	Computers			
Fifth	ULSI/VHSIC	Massively	IBM RS-			
Generation	processors, memory	parallel	16000,			
(1991-Till)	and switches <u>High</u>	processing, grand	Fujitsu VPP			
	density packaging	challenge	500,			
	scalable architectures	Applications,	Intel Paragon			

heterogeneous processing

Number, Arithmetic Operations, and Characters



Number representation

Signed Integer

• 3 major representations:

Sign and magnitude

One's complement

Two's complement


Assumptions:

4-bit machine word

16 different values can be represented


Roughly half are positive, half are negative

Sign and Magnitude Representation



High order bit is sign: 0 = positive (or zero), 1 = negativeThree low order bits is the magnitude: 0 (000) thru 7 (111) Number range for n bits = $+/-2^{n-1}$ -1 Two representations for 0


One's Complement Representation



- Subtraction implemented by addition & 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition

Two's Complement Representation

like 1's comp except shifted one position clockwise



- Only one representation for 0
- One more negative number than positive number

Two's complement calculation

Case-I

Original binary number	1	0	1	0
One's complement	0	1	0	1
Add one				1
Two's complement	0	1	1	0

Case-III

_	0	1	0		Original binary number	1	1	1	1
)	1	0	1		One's complement	0	0	0	0
			1		Add one				1
)	1	1	0		Two's complement	0	0	0	1
	Kiskysoft								

Case-II

Original binary number	1	0	0	0
One's complement	0	1	1	1
Add one				1
Two's complement	1	0	0	0

Case-IV

Original binary number			0	0	0
One's complement	1	1	1	1	
Add one				1	
Two's complement	0	0	0	0	

Same as the original number

Carry

Signed-decimal number	Signed-magnitude representation	Two's complement representation
+7	0111	0111
+6	0110	0110
+5	0101	0101
+4	0100	0100
+3	0011	0011
+2	0010	0010
+1	0001	0001
+0	0000	0000
-0	1000	0000
-1	1001	1111
-2	1010	1110
-3	1011	1101
-4	1100	1100
-5	1101	1011
-6	1110	1010
-7	1111	1001

Signed-magnitude and two's complement representation of decimal numbers (within the range of +7 to -7, using 4-bit representation)


Binary, Signed-Integer Representations

Dago	28
Page	20

В	Values represented		
$b_3^{}b_2^{}b_1^{}b_0^{}$	Sign and magnitude	1's complement	2's complement
0 1 1 1	+ 7	+ 7	+ 7
0 1 1 0	+ 6	+6	+ 6
0 1 0 1	+ 5	+ 5	+ 5
0 1 0 0	+ 4	+4-0	+ 4
0 0 1 1	+ 3	+ 3	+ 3
0 0 1 0	+ 2	+ 2	+ 2
0001	+ 1	+ 1	+ 1
0000	+ 0	+ 0	+ 0
1000	- 0	- 7	- 8
1001	- 1	- 6	- 7
1010	- 2	- 5	- 6
1 0 1 1	- 3	- 4	- 5
1 1 0 0	- 4	- 3	- 4
1 1 0 1	- 5	- 2	- 3
1 1 1 0	- 6	- 1	- 2
1 1 1 1	- 7	- 0	- 1

Figure 2.1. Binary, signed-integer representations.


Addition and Subtraction of Signed numbers



Circle representation of positive integers mod N


Modular number systems and the 2's complement system

Mode 16 system for 2's-complement numbers




Circle representation of positive integers mod N

Mode 16 system for 2's-complement numbers




Circle representation of positive integers mod N

Mode 16 system for 2's-complement numbers



Reinterpret binary vectors to represent the signed numbers from -8 through +7 in the 2's complement method

Addition and Subtraction – 2's Complement



Simpler addition scheme makes two's complement the most common choice for integer number systems within digital systems

2's-Complement Add and Subtract Operations

Figure 2.4. 2's-complement Add and Subtract operations.

Rules governing the addition and subtraction of n-bit signed numbers using the 2's-complement representation system

1. To *add* two numbers, add their n-bit representations, ignoring the carry-out signal from the *most significant bit* (MSB) position. The sum will be the algebraically correct value in the 2's-complement representation as long as the answer is in the range -2^{n-1} through $+2^{n-1}-1$


2. To *subtract* two numbers X and Y, that is, to perform X-Y, from the 2's complement of Y and then add it to X, as in rule 1. Again, the result will be the algebraically correct value in the 2's complement representation system if the answer is in the range -2^{n-1} through $+2^{n-1}-1$

Overflow in Integer Arithmetic

- Overflow can occur only when adding two numbers that have the same sign.
- The carry-out signal from the sign-bit position is not a sufficient indicator of overflow when adding signed numbers.

To detect overflow is to examine the signs of the two summands X and Y and the sign of the result. When both operands X and Y have the same sign, an overflow occurs when the sign of S is not the same as the sign of X and Y.

Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number




Overflow Conditions

5	$\begin{smallmatrix}0&1&1&1\\&0&1&0&1\end{smallmatrix}$	-7	1000 1001
3	0011	2_	1100
-8	1000	7	1,0111
Overflow	>	Overflow	
	0000		1111
5	0101	-3	1101
2	0010	<u>-5</u>	1011
7	0111	-8	11000
No overflo	ow .	No overflo	ow

Overflow when carry-in to the high-order bit does not equal carry out

Sign Extension

- Task:
 - Given w-bit signed integer x
 - Convert it to w+k-bit integer with same value
- Rule:






Sign Extension Example


```
short int x = 15213;
int        ix = (int) x;
short int y = -15213;
int        iy = (int) y;
```

	Decimal		Hex			Bina	ary	
X	15213		3в	6D			00111011	01101101
ix	15213	00	00 C4	92	00000000	00000000	00111011	01101101
У	-15213		C4	93			11000100	10010011
iy	-15213	FF	FF C4	93	11111111	11111111	11000100	10010011

Remove Watermark Now

Memory Locations, Addresses, and Operations





32-bit processor

-	4 groups						
W_1	0	3	2	1	0		
W_2	4	7	6	5	4		
W_3	8	11	10	9	8		
W_4	12	15	14	13	12		
W_5	16	19	18	17	16		
W_6	20	23	22	21	20		
W_7	24	27	26	25	24		
W_8	28	31	30	29	28		
W_9	32	35	34	33	32		
W_{10}	36	39	38	37	36		
W_{11}	40	43	42	41	40		
W ₁₂	44	47	46	45	44		
W_{13}	50	51	50	49	50		
W_{14}	52	55	54	53	52		
W ₁₅	56	59	58	57	56		
W_{16}	60	63	62	61	60		

32-bit processor

4 groups

			1 81000		
W_1	0	2 ⁶ -61	2 ⁶ -62	2 ⁶ -63	2 ⁶ - 64
W_2	4	2 ⁶ -57	2 ⁶ -58	2 ⁶ -59	2 ⁶ -60
W_3	8	2 ⁶ -53	2 ⁶ -54	2 ⁶ -55	2 ⁶ -56
W_4	12	2 ⁶ -49	2 ⁶ -50	2 ⁶ -51	2 ⁶ -52
W_5	16	2 ⁶ -47	2 ⁶ -48	2 ⁶ -49	2 ⁶ -48
W_6	20	2 ⁶ -43	2 ⁶ -44	2 ⁶ -45	2 ⁶ -44
W_7	24	2 ⁶ -39	2 ⁶ -40	2 ⁶ -41	2 ⁶ -40
W_8	28	2 ⁶ -35	2 ⁶ -36	2 ⁶ -37	2 ⁶ -36
W_9	32	2 ⁶ -31	2 ⁶ -32	2 ⁶ -33	2 ⁶ -32
W_{10}	36	2 ⁶ -27	2 ⁶ -28	2 ⁶ -29	2 ⁶ -28
W_{11}	40	2 ⁶ -23	2 ⁶ -24	2 ⁶ -25	2 ⁶ -24
W_{12}	44	2 ⁶ -19	2 ⁶ -20	2 ⁶ -21	2 ⁶ -20
W_{13}	50	2 ⁶ -13	2 ⁶ -14	2 ⁶ -15	2 ⁶ -16
W_{14}	52	2 ⁶ -9	2 ⁶ -10	2 ⁶ -11	2 ⁶ -12
W ₁₅	56	2 ⁶ -5	2 ⁶ -6	2 ⁶ -7	2 ⁶ -8
W_{16}	60	2 ⁶ -1	2 ⁶ -2	2 ⁶ -3	2 ⁶ -4

32-bit processor

4 groups

			. 0. 6 6 6		
W_1	2 ⁶ - 64	2 ⁶ -61	2 ⁶ -62	2 ⁶ -63	2 ⁶ - 64
W_2	2 ⁶ -60	2 ⁶ -57	2 ⁶ -58	2 ⁶ -59	2 ⁶ -60
W_3	2 ⁶ -56	2 ⁶ -53	2 ⁶ -54	2 ⁶ -55	2 ⁶ -56
W_4	2 ⁶ -52	2 ⁶ -49	2 ⁶ -50	2 ⁶ -51	2 ⁶ -52
W_5	2 ⁶ -48	2 ⁶ -47	2 ⁶ -48	2 ⁶ -49	2 ⁶ -48
W_6	2 ⁶ -44	2 ⁶ -43	2 ⁶ -44	2 ⁶ -45	2 ⁶ -44
W_7	2 ⁶ -40	2 ⁶ -39	2 ⁶ -40	2 ⁶ -41	2 ⁶ -40
W_8	2 ⁶ -36	2 ⁶ -35	2 ⁶ -36	2 ⁶ -37	2 ⁶ -36
W_9	2 ⁶ -32	2 ⁶ -31	2 ⁶ -32	2 ⁶ -33	2 ⁶ -32
W_{10}	2 ⁶ -28	2 ⁶ -27	2 ⁶ -28	2 ⁶ -29	2 ⁶ -28
W_{11}	2 ⁶ -24	2 ⁶ -23	2 ⁶ -24	2 ⁶ -25	2 ⁶ -24
W_{12}	2 ⁶ -20	2 ⁶ -19	2 ⁶ -20	2 ⁶ -21	2 ⁶ -20
W_{13}	2 ⁶ -16	2 ⁶ -13	2 ⁶ -14	2 ⁶ -15	2 ⁶ -16
W_{14}	2 ⁶ -12	2 ⁶ -9	2 ⁶ -10	2 ⁶ -11	2 ⁶ -12
W ₁₅	2 ⁶ -8	2 ⁶ -5	2 ⁶ -6	2 ⁶ -7	2 ⁶ -8
W_{16}	2 ⁶ -4	2 ⁶ -1	2 ⁶ -2	2 ⁶ -3	2 ⁶ -4

710063301	4 groups			
0	3	2	1	0
4	7	6	5	4
			4.4.	
	. •	1/1/50	77	
		5KY -		
2 ^k -4	2 ^k -1	2 ^k -2	2 ^k -3	2 ^k -4

Memory Location, Addresses, and Operation

- Memory consists of many millions of storage cells, each of which can store 1 bit.
- Data is usually accessed in n-bit groups. n is called word length.






Figure 2.5. Memory words.

Memory Location, Addresses, and Operation

32-bit word length example



(a) A signed integer




(b) Four characters

Memory Location, Addresses, and Operation

- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A k-bit address memory has 2^k memory locations, namely $0-2^k-1$, called memory space.
- 24-bit memory: $2^{24} = 16,777,216 = 16M (1M=2^{20})$
- 32-bit memory: $2^{32} = 4G (1G=2^{30})$
- $1K(kilo)=2^{10}$
- $1T(tera)=2^{40}$

Memory Location, Addresses, and Operation


- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byte-addressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...



Big-Endian and Little-Endian Assignments

Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word




(a) Big-endian assignment


(b) Little-endian assignment

Figure 2.7. Byte and word addressing.


Ordering of bytes in a memory location



Little-Endian Assignments



Big-Endian Assignments



Data Alignment

- Data stored in memory must be "aligned" according to the length of the data
 - Byte: 8 bits
 - can go at any address
 - Word: 16 bits
- must be "word aligned"
 stored at over stored at even number addresses
 - Long word: 32 bits
 - must be "long word" aligned
 - stored at addresses (i.e. divisible by 4)
 - Double word: 64 bits
 - must be "double word aligned"
 - addresses must be divisible by 8

word addresses end in a number divisible by 2: 0, 2, 4, 6, 8, A, C,.. etc..

00000003	00000002	0000001	00000000
0000007	00000006	00000005	00000004
000000B	000000A	00000009	00000008
		15017	
0000000F	000000E	000000D	000000C
•			
00000013	00000012	00000011	00000010
0000017	00000016	00000015	00000014
0000001B	000001A	00000019	0000018

- Address ordering of bytes
- Word alignment
 - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
 - 16-bit word: word addresses: 0, 2, 4,....
 - 32-bit word: word addresses: 0, 4, 8,....
 - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings



- Categories of instructions:-
 - 1. Data move type instructions
 - 2. Arithmetic and logical instructions
 - Program flow control and machine control instructions

Memory Operation

- Load (or Read or Fetch)
- Copy the content. The memory content doesn't change.
- Address Load
- Store (or Write)
- Overwrite the content in memory
- Address and Data Store
- Registers can be used

Remove Watermark Now

Instruction and Instruction Sequencing

"Must-Perform" Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers



Register Transfer Notation

- Identify a location by a symbolic name standing for its hardware binary address (LOC, RO,...)
- Contents of a location are denoted by placing square brackets around the name of the location
- R1←[LOC]
- R2←[LOD]
- R3 ←[R1]+[R2]
- Register Transfer Notation (RTN)

Memory Chip

Address	Data
LOC	10
LOD	20

Instruction Formats

- Three-Address Instructions
 - ADD

R1, R2, R3

 $R3 \leftarrow R1 + R2$

- Two-Address Instructions
 - ADD

R1, R2

 $R2 \leftarrow R1 + R2$

- One-Address Instructions
 - ADD

M

 $AC \leftarrow AC + M[AR]$

- Zero-Address Instructions
 - ADD

$$TOS \leftarrow TOS + (TOS - 1)$$

- RISC Instructions
 - Lots of registers. Memory is restricted to Load & Store

