CBCS Scheme

USN | | | | | | | | | | |

15CS34

Third Semester B.E. Degree Examination, Dec.2017/Jan.2018

Computer Organization

Time: 3 hrs. Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

1 a. List the steps needed to execute the machine instruction Add LOCA, RO in terms of transfers between the processor and the memory along with some simple control commends. Assume that the instruction itself is stored in the memory at location INSTR and that this address is initially in register PC. The first two steps might be expressed as:

- Transfer the contents of Register PC to register MAR.
- Issue a Read command to the memory and then wait until it has transferred the requested word into register MDR.

Remember to include the steps needed to update the contents of PC from INSTR to INSTR+1 so that the next instruction can be fetched. **(08 Marks)**

b. What is performance measurement? Explain the overall SPEC rating for the computer in a program suit. **(08 Marks)**

OR

2 a. With relevant figure define the little Endian and big Endian assignments. **(04 Marks)**

b. Consider a computer that has a byte addressable memory organized in 32 bit words according to the big Endian scheme. A program reads ASCII characters entered at a keyboard and store them in successive byte location starting at location 1000. Show the contents of the two memory words at locations 1000 and 1004 after the name "Johnson" has been entered. (ASCII codes J = 4 AH, o = 6 FH, h = 68 H, n = 6 EH, S = 73 H) **(04 Marks)**

c. Write about shift and rotate instruction with neat diagram and example of each. **(08 Marks)**

Module-2

3 a. With supporting diagram, explain the following with respect to interrupts:

i) Vectored interrupts
ii) Interrupt Nesting
iii) Simultaneous requests. **(06 Marks)**

b. Three devices A, B and C are connected to the bus of a computer. I/O transfers for all three devices use interrupt control. Interrupt nesting for devices A and B is not allowed, but interrupt requests from C may be accepted while either A or B is being services. Suggest different ways in which this can be accomplished in each of the following cases:

i) The computer has one interrupt request line.
ii) Two interrupt request line, INTR1 and INTR2 are available with INTR1 having higher priority. Specify when and how interrupts are enabled and disable in each case. **(06 Marks)**

c. Illustrate the tree structure of USB with diagram. **(04 Marks)**

OR

4 a. With a neat diagram, explain the centralized arbitration and distributed bus arbitration scheme. **(08 Marks)**

b. With neat timing diagram illustrate the asynchronous bus data transfer during an input operation. Use handshake scheme. **(08 Marks)**

Module-3

5 a. Draw a diagram and explain the working of 16 Megabit DRAM chip configured as 2M × 8. **(08 Marks)**

b. Describe organization of an 2M × 32 memory using 512K × 8 memory chips. **(08 Marks)**

OR

6 a. Discuss in detail the working of set associative mapped cache with two blocks per set with relevant diagram. **(08 Marks)**

b. Define the following with respect to cache memory: (i) Valid bit, (ii) Dirty data, (iii) Stale data, (iv) Flush the cache. **(04 Marks)**

c. A block-set associative cache consists of a total of 64 blocks divided into 4-blocks sets. The main memory contains 4096 blocks, each consisting of 128 words.

i) How many bits are there in a main memory address?

ii) How many bits are there in each of the TAG, SET and WORD fields? **(04 Marks)**

Module-4

7 a. Convert the following pairs of decimal numbers to 5-bit signed 2's complement binary numbers and add them. State whether or not overflow occurs in each case.

i) 5 and 10 ii) –14 and 11 iii) –5 and 7 iv) –10 and –13 **(04 Marks)**

b. Design the 16 bit carry look ahead adder using 4-bit adder. Also unite the expression for C_{i+1}. **(08 Marks)**

c. Draw the two n-bit number x and y to perform addition/subtraction. **(04 Marks)**

OR

8 a. With an example explain the Booths algorithm to multiply two signed operands. **(08 Marks)**

b. Multiply each of the following pairs of signed 2's complement number using the Booth algorithm. (A = multiplicand and B = multiplier).

i) A = 010111 and B = 110110

ii) A = 110011 and B = 101100

iii) A = 110101 and B = 011011

iv) A = 001111 and B = 001111 **(08 Marks)**

Module-5

9 a. Discuss with neat diagram, the single bus organization of the data path inside a processor. **(08 Marks)**

b. Write the sequence of control steps required for single bus structure for each if the following instructions.

i) Add the contents of memory location NUM to register R1.

ii) Add the contents of memory location whose address is at memory location NUM to register R1. **(08 Marks)**

OR

10 a. Discuss the microwave oven with neat block diagram. **(08 Marks)**

b. Discuss the digital camera with neat block diagram. **(08 Marks)**

* * * * *

CBCS Scheme

USN | | | | | | | | | | |

15CS34

Third Semester B.E. Degree Examination, June/July 2017

Computer Organization

Time: 3 hrs. Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

1 a. With a neat block diagram discuss the basic operational concept of a computer. **(06 Marks)**

b. Explain the methods to improve the performance of computer. **(04 Marks)**

c. Explain Big-Endian, little Endian and assignment byte addressability. **(06 Marks)**

OR

2 a. What are addressing modes? Explain the different 4 types addressing modes with example. **(08 Marks)**

b. Write the use of Rotate and shift instruction with example. **(04 Marks)**

c. What is stack and queue? Write the line of code to implement the same. **(04 Marks)**

Module-2

3 a. Define bus arbitration? Explain detail any one approach of bus arbitaration. **(08 Marks)**

b. What are priority interrupts? Explain any one interrupt priority scheme. **(04 Marks)**

c. Write a note on register in DMA interface. **(04 Marks)**

OR

4 a. With a block diagram explain how the printer interfaced to processor. **(08 Marks)**

b. Explain the following with respect to U.S.B

i) U.S.B Architecture

ii) U.S.B protocols. **(08 Marks)**

Module-3

5 a. Define :

i) Memory Latency

ii) Memory bandwidth

iii) Hit-rate

iv) Miss-penality. **(04 Marks)**

b. With a neat diagram explain the internal organization of a 2M×8 dynamic memory chip. **(06 Marks)**

c. Explain Associative mapping technique and set Associative mapping technique. **(06 Marks)**

OR

6 a. What is virtual memory? With a diagram explain how virtual memory address is translated. **(08 Marks)**

b. Write a note on :

i) Magnetic tape system

ii) Flash memory. **(08 Marks)**

Module-4

7 a. Perform following operations on the 5-bit signed numbers using 2's complement representation system. Also indicate whether overflow has occurred.
i) $(-9)+(-7)$ ii) $(+7)-(-8)$. **(04 Marks)**

b. Explain with a neat block diagram, 4 bit carry lookahead adder. **(05 Marks)**

c. Explain the concept of carry save addition for the multiplication operation, M×Q = P for 4-bit operands with diagram and suitable example. **(07 Marks)**

OR

8 a. Multiply the following signed 2's complement numbers using Booth's algorithm multiplicand = $(010111)_2$, multiplier = $(110110)_2$. **(05 Marks)**

b. Perform division operation on the following unsigned numbers using the restoring method. Dividend = $(10101)_2$ Divisor = $(00100)_2$, **(05 Marks)**

c. With a neat diagram, explain the floating point addition/subtraction unit. **(06 Marks)**

Module-5

9 a. Draw and explain multiple bus organization of CPU. And write the control sequence for the instruction Add R4, R5, R6 for the multiple bus organization. **(08 Marks)**

b. Explain with neat diagram, micro-programmed control method for design of control unit and write the micro-routine for the instruction Branch < 0. **(08 Marks)**

OR

10 a. With block diagram, explain the working of microwave oven in an embedded system. **(08 Marks)**

b. With block diagram, explain parallel I/O interface. **(08 Marks)**

* * * * *

CBCS Scheme

USN | | | | | | | | | | |

15CS34

Third Semester B.E. Degree Examination, Dec.2016/Jan.2017
Computer Organization

Time: 3 hrs. Max. Marks: 80

Note: Answer any FIVE full questions, choosing one full question from each module.

Module-1

1 a. With a neat diagram, explain basic operational concept of computer. **(06 Marks)**
b. What is performance measurement? Explain overall SPEC rating for computer. **(04 Marks)**
c. Draw single bus structure, discuss about memory mapped I/O. **(06 Marks)**

OR

2 a. What is an addressing mode? Explain any three addressing modes with example. **(10 Marks)**
b. Explain BIG-ENDIAN and LITTLE-ENDIAN methods of byte addressing with proper example. **(06 Marks)**

Module-2

3 a. What is an Interrupt? With example illustrate concept of interrupt. **(06 Marks)**
b. Define Exception. Explain 2 kinds of exception. **(04 Marks)**
c. With a neat diagram explain DMA controller. **(06 Marks)**

OR

4 a. Explain PCI bus. **(05 Marks)**
b. List SCSI bus signal with their functionalities. **(05 Marks)**
c. Explain the tree structure of USB with split bus operation. **(06 Marks)**

Module-3

5 a. Briefly explain any two mapping function used in cache memory. **(08 Marks)**
b. With a neat diagram explain the internal organization of memory chip (2M×8 and dynamic memory chip). **(08 Marks)**

OR

6 a. Explain the following :
i) Hit Rate and Miss penalty ii) Virtual memory organization. **(08 Marks)**
b. With diagram explain how virtual memory translation take place. **(08 Marks)**

Module-4

7 a. Draw 4-bit carry-look ahead adder and explain. **(06 Marks)**
b. Perform multiplication for -13 and +09 using Booth's Algorithm. **(06 Marks)**
c. Design a logic circuit to perform addition/subtraction of 'n' bit number X and Y. **(04 Marks)**

OR

8 a. Explain IEEE standard for floating point number. **(06 Marks)**
b. With figure explain circuit arrangement for binary division. **(10 Marks)**

Module-5

9 a. With a figure explain single bus organization of datapath inside a processor. **(08 Marks)**
b. What are the actions required to Execute a complete instruction Add (R3), R_1. **(02 Marks)**
c. Give the control sequence for execution of instruction ADD (R3), R_1. **(06 Marks)**

OR

10 a. Briefly explain the block diagram of camera. **(08 Marks)**
b. Explain multiprocessors. Justify how time is reduced. **(08 Marks)**

* * * * *