

CMOS Project Report

Delay Measurement Device

Nathan DWEK – Ilias FASSI FIHRI

Contents

1	Introduction	2
1.1	Specifications	2
1.2	Basic Block Diagram	2
2	Internal Logic	3
2.1	Derivation of a Truth Table	3
2.2	NAND / NOR Implementation	4
2.3	Sizing	4
3	Generation of the Measurement	5
3.1	Principle of Operation	5
3.2	Sizing	6
4	Output Stage	7
4.1	Principle of Operation	7
4.2	Sizing	8
5	Biasing Circuitry	8
5.1	Sizing	8
6	Characteristics of the Device	9
6.1	Static Characteristic	9
6.2	Output Range	9
6.3	Imperfections	11

1 Introduction

1.1 Specifications

The goal of this project is to design and simulate a delay measurement device using components available through the AMS C35 0.35 μm CMOS process. In order to measure the length of a long cable, a voltage pulse is applied to one end of the cable and the length is deduced from the time it takes to reach the other end.

The output of the device must scale with the delay between two voltage pulses, which can range between 10 ns and 500 ns. The pulses themselves are chosen to be 10 ns long, and the device must be able to drive a 10 pF capacitive load.

1.2 Basic Block Diagram

To achieve this, the device is organized as shown in figure 1.




Figure 1: Block diagram overview of the delay measurement device.

At the core is the block `rampgen` which generates a rising ramp on its analog output `measure` when the digital input `charge` is `LO`, maintains its output when `charge` is `HI`, and resets it to ground when the digital input `start` is `HI`.

It is controlled by the first block, `logic`, which controls its digital

outputs `charge` and `start`¹ based on the succession of pulses on its digital inputs `start` and `stop` and some internal logic.

The output of `rampgen` is buffered by the output stage `buffer` which is able to drive the specified load of 10 pF.

In the next three sections, the design of each of these blocks is reviewed. Then, in section 5, some biasing considerations are presented. Finally, in the last section, the operation curves of the device are presented.

2 Internal Logic

This block controls its digital outputs `charge` and `start` based on the voltage pulses received on its inputs `start` and `stop`, so that the next block `rampgen` can control its output `measure` based only on the current value of its inputs.

2.1 Derivation of a Truth Table

First, we notice that the system needs to have a memory. Indeed, after a pulse has occurred, and when both inputs are `LO`, the output `charge` can still be `HI` or `LO` depending on the last pulse. Given the logic that needs to be implemented and the fact that there are two separate pulse inputs we choose to implement the memory using an RS-latch. This choice will prove to be adequate at the end of this section. Intuitively, we choose to put `startin` on the `set` of the latch and `stop` on the `reset`.

Furthermore, we cannot immediately reset `measure` to ground upon receiving a pulse on `stop`, because this would not give enough time for the output stage to properly latch the final value², or more generally, would not leave time for any reading device to use the measurement. For this reason, we choose to reset the whole device at the rising edge of a pulse on `startin`, and to start the measurement at the falling edge of the pulse. To correctly measure the delay, the measurement must then be stopped at the falling edge of the pulse on `stop`. The output voltage is thus stabilized at its final value and available for reading from the end of the `stop` pulse until the beginning of the next `start` pulse.

¹ The fact that the output has the same name as the input can be confusing. As presented in the next section, in our implementation we end up with `startout = startin` and unfortunately Gateway then forces us to use the same name for the signal, even if we had rather named it `reset` at the output of `logic`. In the remain of this report, this will be clarified using subscripts when necessary.

² In our case the output stage does not perform latching so this does not really apply.

With that in mind, it is possible to derive a first set of logical functions, where q is the output of the RS-latch:

$$\text{start}_{out}(\text{start}_{in}, \text{stop}, q) = \text{start}_{in} \quad (1)$$

$$\text{charge}(\text{start}, \text{stop}, q) = q \cdot \overline{\text{start}} + \text{stop} \quad (2)$$

The first function is immediate, but the second function can be optimized to produce a smaller and faster implementation.

2.2 NAND / NOR Implementation

Function 2 must be adapted based on the following implementation details:

- As will be shown in next section, `charge` should be active-low because it drives a PMOS switch.
- NAND and NOR gates are the most directly available and require less transistors than AND and OR gates.
- \bar{q} is directly available from the RS-latch.

Using de Morgan's law on the first term of the NOR which appears when taking account that `charge` should be active low, we find:

$$\begin{aligned} \overline{\text{charge}} &= \text{NOR}(q \cdot \overline{\text{start}}, \text{stop}) \\ &= \text{NOR}(\text{NOR}(\bar{q}, \text{start}), \text{stop}) \end{aligned}$$

This final expression allows to implement the required logic using only one RS-latch and two NOR gates (rather than for example four NOT, one NAND and one NOR gate if we simply inverted function 2), as shown on figure 2.

2.3 Sizing

The logical gates are built using minimal length transistors. The width should theoretically progressively increase from input gates to output gates so that the output gate is able to drive the parasitic input capacitance of the next block and so that every gate in the circuit is able to drive the gate at its output. However, it turns out that minimally-sized transistors are able to correctly drive `rampgen`, so the whole logic circuit is made of minimally-size transistors.

Finally, the output is shorted to ground by an NMOS switch controlled by `start`. `start` is thus active-high while `charge` is active-low, which corresponds to what we use in the previous section.

Figure 3 shows the circuit designed according to these considerations.




Figure 3: `rampgen` Circuit.

3.2 Sizing

`M3` is chosen long in order to minimize its g_{ds} since it acts as a current source. It is not strongly biased in order to maximize the output range ($v_{bias} \simeq 2.6\text{ V}$). Its width, in combination with the capacitance of `C1` determines the slope of the output ramp. The slope is chosen so that the device reaches the limits of saturation for the longest required delay of 500 ns. The width also controls the sizing of `M1` which has the same i_{ds} as `M3`.

On the other hand, `M1` should be as small as possible for two reasons. It should be small enough so that it can be correctly driven by `logic`, and it should be as small as possible in order to minimize C_{gd} . $C_{gd_{M3}}$ tends to reproduce the falling and rising edges of `charge` on `measure`, which introduces small steps at the beginning and the end of the output ramp. This is undesired and increasing `C1` can also reduce this effect.

Based on this, the reasoning that led to the sizing of `M1`, `M3` and `C1` is as follows. `M3`'s length is set to $2\mu\text{m}$ in order to get a good current

source behaviour. A minimally sized transistor can still conduct a reasonable amount of current so we try to use one for $M1$. $C1$ is then set to a value which is big enough to satisfyingly reduce the effect of C_{gdM3} . Next, i_{dsM3} is set by choosing $M3$'s width so that the ramp reaches the upper limit of the output range for a 500 ns delay.

Finally, we check that $M1$ is able to deliver this final value of i_{ds} . A minimally sized transistor is able to deliver the current required by $M3$ so the sizing of this part of the circuit is finished.

$M2$ is a minimal length transistor since linearity is not important during the reset phase. It is wide enough to drive `measure` from 3.3 V to ground in 10 ns, the length of a pulse, so that the output is properly reset for the next measurement.

4 Output Stage

This block buffers the measurement so that the device is able to drive a 10 pF capacitive load. It is expected to be the primary current consumer of the device ($\sim 200 \mu A$).

4.1 Principle of Operation

As shown in figure 4, `buffer` is made using an OTA in follower configura-




Figure 4: `buffer` circuit.

tion. Similarly to `rampgen`, the output can be shorted by $M1$ to ground. While this would not be necessary if the output stage was built around an ideal amplifier, it allows reduce the specifications on the slew rate of the

OTA. Because we do not care about linearity when resetting the output to ground, this responsibility is left to a minimal length transistor with digital input. This allows to concentrate on the linearity and the gain¹ of the OTA itself which does not need a high slew rate anymore.

4.2 Sizing

The OTA is a simple CMOS differential pair. The input stage uses PMOS transistors so that the input range matches the output range of `rampgen`. The widths are chosen so that the OTA can deliver enough current to drive the specified load. The NMOS loads are $2\mu\text{m}$ long in order to reduce their g_{ds} . However, the PMOS input transistors are not as long because they would get too wide in order to match the I_{ds} . The width required to drive the load is of the order of a couple of hundreds of μm .

The OTA bias current is provided by `M2`, which is $2\mu\text{m}$ long in order to have a good current source behaviour. It is biased with the same voltage as `rampgen`, which provides a low V_{ov} in order to maximize the output range. It is the largest transistor of the device.

Finally `M1` is of minimum length since linearity is not important during the reset phase, and wide enough to drive the output from 3.3V to ground in the length of a pulse, 10ns .

5 Biasing Circuitry

Both `rampgen` and `buffer` require a current source, which in both cases done using a current mirror. Those mirrors share the same bias voltage/current reference which is provided by `vbias`. `vbias` is chosen high ($\sim 2.5\text{V}$) so that $|V_{ov}|$ is low in order to maximize the output range of the device. It is generated using the circuit of figure 5.

5.1 Sizing

All the PMOS transistors in the mirrors share the same length $2\mu\text{m}$. This is to minimize g_{ds} and obtain good current source behaviour, and matching the lengths of the transistors in the mirrors reduces distortion and drift.

`M2`'s width is chosen minimal in order to reduce the (useless) current consumed by `vbias`. Moreover, increasing its width would mean increasing other dimensions in the circuit which is already contains large transistors in

¹ Follower error $\sim \frac{1}{A_{loop}}$




Figure 5: `vbias` circuit.

order keep the same output `vbias`. M1's length being defined already, the product $W_{M1} \cdot L_{M2}$ defines `vbias`, which we try to obtain while keeping M2 at a reasonable length.

6 Characteristics of the Device

Figure 6 shows the device working in normal conditions and proves that it is working as it is supposed to. In the next subsections, we will examine its properties more closely, starting with the most important one, its static characteristic.

6.1 Static Characteristic

Figure 7 shows the static characteristic of the device, before and after the output stage. The characteristic is pretty linear in both cases. The output stage changes the slope a little because the static error changes slightly across the output range, but the linearity is preserved, which is the most important aspect.

6.2 Output Range

Figure 7 shows that the output ranges from 118mV for a 10ns delay to 2.20V for a 500ns delays. Figure 8 shows how the device behaves for longer delays. The output stays linear for delays slightly outside of the nominal range, but then starts to lose linearity very quickly. This means that the




Figure 6: Delay measurement device under normal operation.




Figure 7: Static characteristic of the device.




Figure 8: Output range limits of the device. Shortest delay (dark green): 500 ns delay, other tested delays are in increments of 50 ns.

device is correctly sized from that point of view and that the near full output range is used during normal operation.

6.3 Imperfections

The device has two main sources of imperfections. First, as presented in subsection 3.2, there is a capacitive coupling between the output of `rampgen` and its digital input `charge`, which means that there are small steps at the output of the device on falling edges of `start` and `stop`.

Secondly, the device is not perfectly memoryless. This is because there is a capacitive path between the output of the device and `vbias`, through the OTA. This means that the very steep falling edge which happens on the output at every reset pulls `vbias` down. The effect on `vbias` depends on the height of the edge and influences the current that charges the capacitor to provide `measurement`. A measurement is thus slightly influenced by the previous one: the device has some hysteresis.

To avoid this, the user can consider this effect as a transient, run multiple identical measurements back to back and only keep the last one so that the output doesn't depend on the unknown state of `vbias` anymore.