# **Document Title**

# 512K x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

# **Revision History**

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>
0.0	Initial draft	July 24, 2001	Preliminary
1.0	Finalize - Icc2 change: 30mA to 28mA for 55ns product 25mA to 22mA for 70ns product	September 27, 2001	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# 512K x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

#### **FEATURES**

• Process Technology: Full CMOS

• Organization: 512K x16

• Power Supply Voltage: 2.7~3.3V

• Low Data Retention Voltage: 1.5V(Min)

• Three State Outputs

• Package Type: 48-TBGA-6.00x7.00

#### **GENERAL DESCRIPTION**


The K6F8016U6B families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

### **PRODUCT FAMILY**

			_	Power Dis	ssipation	
Product Family	Operating Temperature	Vcc Range	Speed	Standby (IsB1, Typ.)	Operating (Icc1, Max)	PKG Type
K6F8016U6B-F	Industrial(-40~85°C)	2.7~3.3V	55 <sup>1)</sup> /70ns	0.5μA <sup>2)</sup>	2mA	48-TBGA-6.00x7.00

<sup>1.</sup> The parameter is measured with 30pF test load.


#### PIN DESCRIPTION



48 ball TBGA - Top View(Ball Down)

Name	Function	Name	Function
CS <sub>1</sub> , CS <sub>2</sub>	CS <sub>1</sub> , CS <sub>2</sub> Chip Select Inputs		Power
ŌĒ	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A18	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	DNU	Do Not Use

#### **FUNCTIONAL BLOCK DIAGRAM**



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



<sup>2.</sup> Typical values are measured at Vcc=3.0V, TA=25°C and not 100% tested

### **PRODUCT LIST**

Industrial Temperature Products(-40~85°C)						
Part Name	Function					
K6F8016U6B-EF55	48-TBGA, 55ns, 3.0V					
K6F8016U6B-EF70	48-TBGA, 70ns, 3.0V					

### **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby				
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

<sup>1.</sup> X means don't care. (Must be low or high state)

# **ABSOLUTE MAXIMUM RATINGS**(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	VIN, VOUT	VIN, VOUT -0.5 to Vcc+0.3V(Max. 3.6V)	
Voltage on Vcc supply relative to Vss	ative to Vss Vcc -0.3 to 3.6		V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions over 1 second may affect reliability.



# **RECOMMENDED DC OPERATING CONDITIONS**(1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Ground	Vss	0	0	0	V
Input high voltage	VIH	2.2	-	Vcc+0.3 <sup>2)</sup>	V
Input low voltage	VIL	-0.3 <sup>3)</sup>	-	0.6	V

- Note: 1. Ta=-40 to 85°C, otherwise specified.
- 2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
- 3. Undershoot: -2.0V in case of pulse width ≤20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

# CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	8	pF
Input/Output capacitance	Cio	Vio=0V	-	10	pF

<sup>1.</sup> Capacitance is sampled, not 100% tested.

# DC AND OPERATING CHARACTERISTIC

Item	Symbol	Test Conditions		Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	ILI	VIN=Vss to Vcc		-1	-	1	μΑ
Output leakage current	I ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=Vss to Vcc	-1	-	1	μА	
Average operating current		Cycle time=1µs, 100%duty, Ilo=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, Vln≤0.2V or Vln≥Vcc-0.2V		-	-	2	mA
Average operating current		Cycle time=Min, Iio=0mA, 100% duty, $\overline{\text{CS}}_1$ =ViL,	70ns	-	-	22	mA
	1002	CS <sub>2</sub> =VIH, $\overline{LB}$ =VIL or/and $\overline{UB}$ =VIL, VIN=VIL or VIH		1	-	28	IIIA
Output low voltage	Vol	IoL = 2.1mA		-	-	0.4	V
Output high voltage	Voн	Iон = -1.0mA		2.4	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) CS1≥Vcc-0.2V, CS2≥Vcc-0.2V(CS1 controlled) or 2) 0V≤CS2≤0.2V(CS2 controlled)		-	0.5	15	μА

<sup>1.</sup> Typical values are measured at Vcc=3.0V, Ta=25°C and not 100% tested.




# K6F8016U6B Family

#### **AC OPERATING CONDITIONS**

TEST CONDITIONS(Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V Input rising and falling time: 5ns Input and output reference voltage: 1.5V Output load(see right): CL=100pF+1TTL CL=30pF+1TTL



2. R<sub>1</sub>=3070Ω, R<sub>2</sub>=3150Ω 3. V<sub>TM</sub> =2.8V

# AC CHARACTERISTICS (Vcc=2.7~3.3V, Industrial product: Ta=-40 to 85°C)

Parameter List				Spee	d Bins		
		Symbol	55	ins	70	)ns	Units
			Min	Max	Min	Max	
	Read Cycle Time	trc	55	-	70	-	ns
	Address Access Time	taa	-	55	-	70	ns
	Chip Select to Output	tco	-	55	-	70	ns
	Output Enable to Valid Output	toE	-	25	-	35	ns
	UB, LB Access Time	tBA	-	55	-	70	ns
Read	Chip Select to Low-Z Output	tLZ	10	-	10	-	ns
Noau	UB, LB Enable to Low-Z Output	tBLZ	10	-	10	-	ns
	Output Enable to Low-Z Output	tolz	5	-	5	-	ns
	Chip Disable to High-Z Output	tHZ	0	20	0	25	ns
	UB, LB Disable to High-Z Output	tвнz	0	20	0	25	ns
	Output Disable to High-Z Output	tonz	0	20	0	25	ns
	Output Hold from Address Change	tон	10	-	10	-	ns
	Write Cycle Time	twc	55	-	70	-	ns
	Chip Select to End of Write	tcw	45	-	60	-	ns
	Address Set-up Time	tas	0	-	0	-	ns
	Address Valid to End of Write	taw	45	-	60	-	ns
	UB, LB Valid to End of Write	tBW	45	-	60	-	ns
Write	Write Pulse Width	twp	40	-	50	-	ns
	Write Recovery Time	twr	0	-	0	-	ns
	Write to Output High-Z	twHz	0	20	0	20	ns
	Data to Write Time Overlap	tow	25	-	30	-	ns
	Data Hold from Write Time	tDH	0	-	0	-	ns
	End Write to Output Low-Z	tow	5	-	5	-	ns

# **DATA RETENTION CHARACTERISTICS**

Item	Symbol	Test Condition	Min	Typ²)	Max	Unit
Vcc for data retention	Vdr	<del>CS</del> 1≥Vcc-0.2V <sup>1)</sup>	1.5	-	3.3	V
Data retention current	IDR	Vcc=1.5V, <del>CS</del> 1≥Vcc-0.2V <sup>1)</sup>	-	0.5	6	μΑ
Data retention set-up time	tsdr	See data retention waveform	0	=	-	ns
Recovery time	trdr	See data retention wavelonn	tRC	-	-	115

<sup>1. 1)</sup> CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or


<sup>2.</sup> Typical value are measured at T<sub>A</sub>=25°C and not 100% tested.




<sup>2) 0≤</sup>CS2≤0.2V(CS2 controlled)

### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}_1 = \overline{OE} = V_{IL}$ ,  $CS_2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB} = V_{IL}$ )



# TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




# TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



# TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




#### NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low  $\overline{CS}1$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}1$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}1$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the  $\overline{\text{CS}}$ 1 going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change. twn is applied in case a write ends with  $\overline{\text{CS}}1$  or  $\overline{\text{WE}}$  going high.

### **DATA RETENTION WAVE FORM**









# **PACKAGE DIMENSION**


Unit: millimeters

# 48 TAPE BALL GRID ARRAY(0.75mm ball pitch)






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	0.80	0.90	1.00
E1	-	0.58	-
E2	0.27	0.32	0.37
Υ	-	-	0.08





### Notes.

- 1. Ball counts: 48(8 row x 6 column)
- 2. Ball pitch:  $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are  $\pm 0.050$  unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)



# This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.