



Practice + project

Advanced computer architectures

Bachelor ICT – USTH 2022-2023

<u>Daniel.Chillet@irisa.fr</u> Daniel.Chillet@univ-rennes1.fr











First simulation

- Cache memory organisation
 - Connect on
 - https://cairn.enssat.fr/enseignements/Archi/SimuleCache/
 - You are supposed to obtain this window

Configuration of the cache simulator				
Clic on the blue lines to open the configuration zones				
General configuration				
Simulate				
Show the access trace : ○ Oui ; ○ Non				
Configuration of the number of levels of caches 1 0				
Cache level 1 unified : • Yes ; • No				
Cache level 2 unified : yes ; No				
Cache level 3 unified : • Yes ; • No				
Main Memory size: 1 kmots				
Main memory time access: 100 ns				
Memory access trace : Choisir le fichier aucun fichier sélectionné				
Level 1 Cache Configuration				
Level 2 Cache Configuration				
Level 3 Cache Configuration				

Simulate







First simulation

• [Define the following configuration Configuration of the cache simulator			
			Clic on the blue lines to open the configuration zones	
	_	Show access trace: yes	General configuration	
	_	 Nb Levels: 1 Level L1: Unified cache Memory: 1kmots Access time: 100ns 	Simulate	
	_		Show the access trace : ● Oui ; ○ Non	
			Configuration of the number of levels of caches 1	
	_		Cache level 1 unified: • Yes; • No	
	_		Cache level 2 unified : ○ yes ; ○ No Cache level 3 unified : ○ Yes ; ○ No	
	_	For Data cache	Main Memory size : 1 kmots Main memory time access : 100 ns Memory access trace : Choisir le fichier aucun fichier sélectionné	
	_	Cache size: 128	Level 1 Cache Configuration	
	_	Block size : 16 mots/bytes	Data cache or unified cache: Cache size: 128 mots Block size: 16 mots Cache access time: ns Associativity: Direct associativity; Completly associative; n Ways associative Replacement policy: FIFO; LRU; Random Write policy: Write back; Write through Allocation policy for write: Write allocate; Write no allocate	
	_	Access time: 10nsAssociativity: Complete		
	_			
	_	Write policy : LRU		
	_	Allocation policy : write allocate		
	_ _	For Instruction cache No configuration, because no inst	Instruction cache: Cache size: mots Block size: mots Cache access time: ns TASTOTATION: CAD ACASSOCIATIVITY; Completly associative; n Ways associative nb ways Replacement policy: FIFO; LRU; Random	

Daniel Chillet

Level 2 Cache Configuration

Level 3 Cache Configuration

Simulate







First simulation

Cache memory organisation Configuration of the cache simulator Clic on the blue lines to open the configuration zones Memory access trace General configuration MemoryTraceExample.mem Simulate Show the access trace : O Oui ; Non Click on « Validate » Configuration of the number of levels of caches 1 Cache level 1 unified : O Yes; No Cache level 2 unified : O yes; No Cache level 3 unified : O Yes; No Main Memory size: 1 kmots Main memory time access: 100 Analyse the results Memory access trace : Choisir le fichier aucun fichier sélectionné Data cache or unified cache: Cache size: 128 mots Block size: 16 Cache access time : Conclusions Associativity: O Direct associativity; O Completly associative; O n Ways associative nb ways Replacement policy : O FIFO ; O LRU ; O Random Write policy : • Write back ; • Write through Allocation policy for write: • Write allocate; • Write no allocate Instruction cache: Cache size: mots Block size : mots Cache access time:

Completly associative ; n Ways associative

Level 2 Cache Configuration

Level 3 Cache Configuration

Simulate

nb ways

Associativity: O Direct associativity;

Replacement policy: O FIFO; O LRU; O Random







Second simulation

- Cache memory organisation
 - Use ProdMat.s to extract memory access trace
 - Extract only data accesses
 - Use SJimVEM to execute the code, and to extract memory access trace

- Then, you can use the cache simulator
 - https://cairn.enssat.fr/enseignements/Archi/SimuleCache/









Second simulation

- Cache memory organisation
 - Simulate cache memory with the following parameters
 - One level of cache
 - Unified cache (for L1)
 - L1 cache
 - Cache size 128 words (mots)
 - Cache blocks size 4 words
 - Replacement policy : LRU
 - Associativity : Direct
 - Allocation policy : write allocate
 - Cache access time = 10 ns
 - Memory Access time = 100 ns
 - What is the number of defaults? Miss?
 - What is the number of hits?
 - What is the miss time? Hit time?
 - What is the total time of memory access ?
 - For total nb of misses + total nb of hits









Third simulation

- Cache memory organisation
 - Change the block size to 8 words
 - What are the modifications?
 - nb of misses/hits
 - Time of miss, time of hit ?

Given by simulator To compute

- Change the block size to 16 words
 - What are the modifications?
 - nb of misses/hits
 - Time of miss, time of hit ?

Given by simulator To compute









Fourth simulation

- Cache memory organisation
 - Change the associativity, Complete associativity
 - And redo the previous simulations
 - What are the modifications?
 - nb of misses/hits
 - Time of miss, time of hit ?

Given by simulator To compute

















