
#### **HY220**

# Using, Modeling and Implementing FSMs

#### Review: What's an FSM?



1/23/2006

ΗΥ220: Ιάκωβος Μαυροειδής

### **Review: Formal Design Process**


- ☐ Review of Design Steps:
  - 1. Circuit functional specification
  - 2. State Transition Diagram
  - 3. Symbolic State Transition Table
  - 4. Encoded State Transition Table
  - 5. Derive Logic Equations
  - 6. Circuit Diagram

FFs for state

**CL for NS and OUT** 


## Finite State Machine Representations

- □ States: determined by possible values in sequential storage elements
- ☐ Transitions: change of state
- ☐ Clock: controls when state can change by controlling storage elements



- ☐ Sequential Logic
  - **♦** Sequences through a series of states
  - ◆ Based on sequence of values on input signals
  - Clock period defines elements of sequence

#### How do I use FSMs?



1/23/2006

ΗΥ220: Ιάκωβος Μαυροειδής

## **Example1: Reduce 1s example**

☐ Change the first 1 to 0 in each string of 1's

**♦** Example Moore machine implementation

```
0
                                                                   one1
module Reduce(Out, Clock, Reset, In);
                                                                    [0]
    output
                          Out;
    input
                          Clock, Reset, In;
                                                            0
    req
             Out;
                                                                  two1s
    req [1:0]
                          CurrentState;
                                             // state register
                                                                    [1]
    reg [1:0]
                          NextState;
    // State assignment
    localparam
                                             2'h0,
                          STATE Zero =
                                             2'h1,
                          STATE One1 =
                          STATE Two1s =
                                             2'h2,
                          STATE X =
                                             2'hX;
```


zero [0]

## Moore Verilog FSM: combinational part

```
always @(In or CurrentState) begin ←
    NextState =
                                    CurrentState
    Out =
                                                                   zero
                                    1'b0;
                                                                    [0]
    case (CurrentState)
         STATE_Zero: begin // last input was a zero
             if (In) NextState =
                                    STATE One1;
         end
                                                               0
         STATE_One1: begin // we've seen one 1
                                                                   one1
             if (In) NextState =
                                   STATE Two1s;
                                                                    [0]
             else NextState =
                                    STATE Zero;
                                                            0
         end
         STATE_Two1s: begin // we've seen at least 2 ones
             Out =
                                                                  two1s
             if (~In) NextState = STATE_Zero;
                                                                    [1]
         end
         default: begin // in case we reach a bad state
             Out =
                                    1'bx;
             NextState =
                                    STATE X;
                                                         include all signals
         end
                                                         that are input to state
    endcase
                                                         and output equations
end
                                                     Compute: output = G(state)
                              ΗΥ220: Ιάκωβος Μαυροειδής
 1/23/2006
                                                      next state = F(state, in)
```

## Moore Verilog FSM: state part

```
// Implement the state register
always @ (posedge Clock) begin
    if (Reset) CurrentState <= STATE_Zero;
    else CurrentState <= NextState;
    end
endmodule</pre>
```




Note: posedge Clock requires NONBLOCKING ASSIGNMENT.

Blocking Assignment <-> Combinational Logic Nonblocking Assignment <-> Sequential Logic (Registers)


### Mealy Verilog FSM for Reduce-1s example

```
module Reduce(Clock, Reset, In, Out);
             Clock, Reset, In;
    input
                                                                         0/0
    output
             Out;
             Out;
    req
                                                                 zero
                                   // state register
             CurrentState;
    req
             NextState;
    reg
                                                                    1/0
                                                          0/0
                                              1'b0,
    localparam
                         STATE Zero =
                         STATE One =
                                              1'b1;
                                                                 one1
    always @(posedge Clock) begin
                                                                         1/1
         if (Reset) CurrentState <=</pre>
                                              STATE Zero;
         else CurrentState <=</pre>
                                              NextState;
    end
                                                          Note: smaller state machine
    always @ (In or CurrentState) begin
         NextState =
                                              CurrentState;
         Out =
                                              1'b0;
         case (CurrentState)
              State_Zero: if (In) NextState =
                                                       STATE One;
              State One: begin
                                              // we've seen one 1
                          if (In) NextState = STATE_One;
                         else NextState =
                                              STATE Zero;
                         Out =
                                              In;
                                                          Output = G(state, input)
              end
         endcase
    end
endmodule
1/23/2006
                             ΗΥ220: Ιάκωβος Μαυροειδής
                                                                                9
```

## **Moore vs Mealy**



### Example2: Transition Diagram



1/23/2006 ΗΥ220: Ιάκωβος Μαυροειδής 11

#### FSM 1/4 : CL

```
module fsmM(ReceiveSt, ErrorSt, Start,
            Stop, Error, Clk, Reset_);
//
input Start, Stop, Error, Clk, Reset_;
output ReceiveSt, ErrorSt;
//
parameter [1:0] IdleState = 0,
                ReceiveState = 1,
                ErrorState = 3;
//
req [1:0] FSMstate, nxtFSMstate;
//
always @ (FSMstate or Start or Stop or Error) begin
//
   case (FSMstate)
```

#### FSM 2/4 : CL

```
IdleState:
                  begin
                      if(Error) nxtFSMstate <= ErrorState;</pre>
                      else begin
                         if(Start) nxtFSMstate <= ReceiveState;</pre>
                         else nxtFSMstate <= IdleState;</pre>
                      end
                  end
//
   ReceiveState:
                  begin
                      if(Error) nxtFSMstate <= ErrorState;</pre>
                      else begin
                         if(Stop) nxtFSMstate <= IdleState;</pre>
                         else nxtFSMstate <= ReceiveState;</pre>
                      end
                  end
```

#### FSM 3/4: register

```
ErrorState : nxtFSMstate <= IdleState;
  default : nxtFSMstate <= IdleState;
  endcase
end

always @(posedge Clk) begin
  if (Reset) FSMstate <= #`dh IdleState;
  else FSMstate <= #`dh nxtFSMstate;
End</pre>
```

#### Mealy FSM 4/4 : outputs

```
reg ReceiveSt;
wire SetRcvSt = (FSMstate==IdleState)&Start;
wire ClrRcvSt = (FSMstate==ReceiveState)&(Error|Stop);
//
always @(posedge Clk) begin
    if (~Reset_) ReceiveSt <= 0;
    else ReceiveSt <= (ReceiveSt | SetRcvSt)&~ClrRcvSt;
end
//
wire ErrorSt = FSMstate[1];
//
endmodule
Output "ReveiveSt" depends
    on inputs.</pre>
```