DVLSI PROJECT REPORT

BIOREALISTIC SPIKING NEURAL NETWORKS

Design Objective: TO implement a bio-realistic Izhikevich Neural Network.


Design focusses on implementing the neural network using the least power and area by leveraging the relatively relaxed timing constraints due to bio-realistic time scales.


A linear neural network of 4 Regular Spiking Neurons has been implemented.

Verilog Code written is presently scalable upto 200 neurons.

After implementing the algorithm in MATLAB, the fixed point conversion values were obtained.

Fixed Point Conversion





MATLAB proposed (16,6) . However, for safety margins, (18,8) was considered.




Figure 1Histogram for OUtput magnitudes

ASIC DESIGN FLOW

A)RTL Code Development:

The first stage of ASIC design flow is RTL coding. This is where we Specify the behaviour of our design in a hardware description language.

We have divided our logic into 4 main modules:

1.Top

2.uv_main

3.uv_fsm

4.current_compu_fsm.

And also a multiplier module using booth's algorithm.


Module Descriptions

- 1. UV_FSM: Solves the Izhikevich Neuron Equation with inputs as present u,v state and i exc. It is modelled using FSM
- 2. Curr_compu_fsm :Computes synaptic current. Modelled using FSM.
- 3. UV_MAIN_FSM: schedules the neuron aned synaptic current computations. Modelled as an FSM. Computes all 4 neuron states and synaptic current using the resource of that of a single neuron. Achieved by time multiplexing of coimputations.
- 4. Top: Integrates the above modules. Top Level FSM uses 4 states: UV_COMPUTE, CURR_COMPTE, WAIT_STATE, START_OVER.


After the RTL development simulation is carried out and results verified.


///////Simulation Results

1. UV FSM



2. CUREENT FSM






Once the RTL is developed the next step is synthesis.

в) Synthesis:


In this step the RTL code is elaborated and translated into standard cell library. After the translation we need to make a rough estimate of timing ,area and power consumption. In this step we need to mention constraints like the clock frequency at which the circuit operates and also expected clock jitter,input delays,output delays and library files.

The synthesised design of our logic is as shown in the following figures

The top module is synthesised as follows:




This module contains uv_curr_fsm module which is synthesised as follows:




The uv_curr fsm instantiates uv_fsm and current_compu_fsm.The uv fsm is synthesised as follows:




The current_compu_fsm is synthesised as follows:




The booth multiplier is synthesised as follows:



After the synthesis the first level analysis of timing and power were carried out. The results are as follows:






There was no negative slack observed in this step and also the total power consumption was reported as around $1\mu W$.

c)Floor planning and placement:

The next step is floor planning where power rails and standard cells are placed.

The design after floor planning and placement of standard cells is as follows:



Once the floor planning and placement is done we should run pre CTS timing analysis to check for any setup and violations. The results of pre CTS timing analysis are as follows

The pre CTS setup timing analysis is as follows:

```
timeDesign Summary
etup views included:
worst_case
                                  ll | reg2reg | default |
      Setup mode
                    | all
     WNS (ns):| 989.979
TNS (ns):| 0.000
Violating Paths:| 0
All Paths:| 85
                                          989.979
                                                        998.484
                                            0.000
                                                          0.000
                                              84
                                         Real
                                                                           Total
     DRVs
                     +-----+
| Nr nets(terms) | Worst Vio |
+-----+
                                                                  Nr nets(terms)
                            0 (0)
134 (1642)
0 (0)
0 (0)
    max_cap
max_tran
max_fanout
max_length
                                                                       0 (0)
134 (1642)
0 (0)
0 (0)
Density: 69.974%
Routing Overflow: 0.00% H and 0.00% V
Reported timing to dir timingReports
Total CPU time: 2.72 sec
Total Real time: 5.0 sec
Total Memory Usage: 1373.296875 Mbytes
Innovus 3>
```

The pre CTS hold timing analysis is as follows:

```
Starting delay calculation for Hold views
### Design Name: top
### Design Name: top
### Design Name: top
### Analysis Wode: MRMW Design Name: top
### MRM (ns): 0.078 0.078 0.080 1 0.000
### Design Name: top
### Name: top
### Analysis MRM Design Name: top
### Name: top
```

The next step is clock tree synthesis. This is done by inserting buffers in clock path in order to reduce the clock skew and latency.

Once the clock tree synthesis is done, we need to verify if there are any setup and hold time violation. Till this step the clock was assumed to reach each flop at the same time. Now that the clock tree synthesis is done we need to check for setup and hold violations with the clock network setup.

The post CTS setup analysis report is as follows:



The post CTS hold analysis is as follows:

```
timeDesign Summary
old views included:
best_case
    Hold mode
                | all | reg2reg | default
          WNS (ns):|
                      0.078
                                0.078
                                          0.000
                      0.000
                                0.000
          TNS (ns):|
                                          0.000
    Violating Paths:
                       0
                                 0
                                            0
         All Paths: |
                                 84
                                            0
ensity: 69.886%
outing Overflow: 0.00% H and 0.00% V
eported timing to dir timingReports
otal CPU time: 1.37 sec
otal Real time: 2.0 sec
otal Memory Usage: 1413.753906 Mbytes
nnovus 9>
```

All the cases reported have either positive or zero Negative slack, which implies that there are no setup and hold violations after clock tree synthesis.

The next step is routing where the interconnections between different modules are made and optimised. Once the routing is done we need to extract interconnect rc delays in order to perform the post routing timing analysis.

The RC extraction was done and the statistics reported are as follows:

```
innovus 9> Performing RC Extraction ...
Extraction called for design 'top' of instances=2510 and nets=5521 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530): The process node is not set. Use the command setDesignMode -process process node> prior to extraction for maximum accuracy and op
timal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes
Capacitance Scaling Factor : 1.00000
Resistance Scaling Factor : 1.00000
Clock Cap. Scaling Factor : 1.00000
Clock Res. Scaling Factor : 1.00000
Shrink Factor
                             : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ...
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1 Real Time: 0:00:01.0 MEM: 1413.473M)
Dumping SPF file.....
Created SPF File: top.spf
```

After routing the post timing analysis was carried out and found that all the paths are meeting the timing requirements.

Then the final stages require physical verification which include verification of geometry and connectivity.

And finally, the gds file is generated.