


Session 7B


Comparators



0 if $V_i^+ < V_i^- \rightarrow 0V$


1 if $V_i^+ > V_i^- \rightarrow V_{DD}$

Positive feedback



$$I_1 = -g_m V_2$$

$$I_2 = -g_m V_1$$



$$C \frac{dV_2}{dt} = I_2$$

$$C \frac{dV_1}{dt} = I_1$$

$$C \frac{dV_2}{dt} = -g_m V_1 \quad \text{--- (A)}$$

$$C \frac{dV_1}{dt} = -g_m V_2 \quad \text{--- (B)}$$

$$C \frac{dV_2}{dt} - C \frac{dV_1}{dt} = -g_m V_1 + g_m V_2$$

$$C \frac{dv_2}{dt} - C \frac{dv_1}{dt} = -g_m v_1 + g_m v_2$$



$$C \frac{d(v_2 - v_1)}{dt} = g_m (v_2 - v_1)$$

$$\Delta V = v_2 - v_1$$



$$\int \frac{d \Delta V}{\Delta V} = \int \frac{g_m}{C} dt$$




$$\ln(\Delta V) - \ln(\Delta V(0)) = \frac{g_m t}{C}$$

$$\Delta V = \Delta V(0) e^{g_m t / C}$$



Set up the two inverters in the feedback with the input voltage whose sign needs to be determined.







$$\left[(V_{DD} - V_{ip}) \approx V_{DD} \right]$$
 for V_1, V_2 between this range
 the feedback is not active

When $ck = 0$

$\phi_p \rightarrow$ precharged to




Size of transistors?


- ① Precharge phase
- ② Evaluation phase

③ regeneration

In pre charge phase




PMOS Switch Size



Size of transistor?



If σ_f should charge to $0.99V_{cc}$

$$P_{\text{con}} = \frac{T_{\text{ck}}}{9.2 \text{ G}}$$



Evaluation phase?

I will be large if M_1 & M_2 are large.






→ M_1, M_2 determine how much time is spent in evaluation phase (along with I_{PPCM})

regeneration phase

Trip point of inverter also controls the time spent in evaluation phase.


O/p of Comparator







Sense amplifier comparator

Strong ARM latch. comparator





Compressing amplifier (log amplifier)





$V_1 \rightarrow Q$
 $V_2 \rightarrow Q$
} delays will be different



S & $\bar{R}$ are at V_{DD} nominally.

Symmetric SR latch