



CML circuits design



CML $\rightarrow$ current mode logic $\rightarrow$ high speed digital circuit

CMOS logic $\rightarrow$ Inverter
 logic gates $\rightarrow$ AND, NAND, NOR OR, XOR, XNOR
 Dynamic logic $\rightarrow$ Latch, DFF


Inverter:




TSMC 65nm $\rightarrow$ 3Gb/s




logic 0 $\rightarrow$ AND



$$v_{in1} - v_{in2} = A(v_{out1} - v_{out2})$$



Differential amplifiers




CML inverter

$$v_{icm} = \frac{v_{in1} + v_{in2}}{2}$$

$$v_{in1,2} = v_{icm} \pm v_d/2$$



$$\frac{v_{icm} + v_d/2}{V_{DD}} \leq \frac{V_{DD} - I_0 R + V_{TP}}{V_{DD}}$$




$$V_{icm} + V_{ds2} \leq V_{DD} - I_0 R + V_{T1}$$

$$V_{DD} \leq V_{DD} - I_0 R + V_{T1}$$



$$I_0 R \leq V_{T1}$$



CML inverter or CML buffer




CML → PMOS → slower 2-3 times w.r. to NMOS




A, B =
NAND →
NOR →
OR →
AND →


CML MUX





Select	output
0	A
1	B



CML XOR




2x1 MUX as XOR




$$V_{ACM} \approx V_{T1} + V_{DSAT1} + V_{DSAT0} < V_{ACM} < V_{BCM} - V_{DSAT3} - V_{T3} + V_{T1}$$





Over head voltage problem: Many transistor in slack.



CML DFF

D-FF








$$\frac{V_{DD} - V_1}{R} - C_1 \frac{dV_1}{dt} = I_O, \quad V_1(0) = V_{DD}$$

At \$V_{out1}\$ node

$$V_1(t) = V_{DD} - I_O R (1 - e^{-t/RC})$$



$$\frac{A}{V} \quad V_y = -C_L \left(\frac{dV}{dt} \right) - V_x$$



$$\frac{A_v}{R_L} V_y = -C_L \left(\frac{dv_x}{dt} \right) - \frac{V_x}{R} \quad \text{--- (1)}$$

$$\frac{A_v}{R_L} V_x = -C_L \frac{dv_y}{dt} - \frac{V_y}{R} \quad \text{--- (2)}$$






$$\Delta V = V_x - V_y$$

$$\Delta V = \Delta V_0 e^{\frac{(A_v - 1)t}{\tau}} \quad \tau = R_L C_L$$

$$\tau_{latch} = \frac{\tau}{A_v - 1} = \frac{R_L C_L}{A_v} = \frac{C_L}{g_m}$$

$$C_L = k_1 W L C_{ox} \quad g_m = k_2 g_m = k_2 \mu_n C_{ox} W \frac{V_{eff}}{L}$$

$$\tau_{latch} = \frac{C_L}{g_m} \ln \left(\frac{\Delta V_{logic}}{\Delta V_0} \right) \rightarrow$$



$$\tau = \tau_1 + \tau_2 = R_L (C_{gd} + C_{db}) + (R_L + R_g / K) [K C_{gs} + (1 + g_m R_L) K C_{gd}]$$

$$A_{ve} = -g_m R_L \quad g_m = I / V_{eff} \quad R_L = \frac{\Delta V}{I_T}$$

$$A_{ve} = -\frac{\Delta V}{V_{eff}}$$

$$\tau_c = \frac{\Delta V}{I_T} \frac{C_{gd} + C_{db} + C_{int}}{I_T} + \left(K + \frac{R_g}{R_L} \right) \frac{\Delta V}{I_T} \frac{C_{gs} + (1 - A_{ve}) C_{gd}}{I_T}$$

$$\left\{ J = \frac{0.3 \text{ mA}}{\mu\text{m}} \right\} \rightarrow \text{Constant over technology nodes for gate delay.}$$

$$\Delta V_{min} = [V_{gs} (I_{DS} = 0.15 \text{ mA}/\mu\text{m}) - V_T] \rightarrow \text{Scale with } L$$