# Config register set Module

## **Given Code:**

```
module config register set #(
  parameter REG_WIDTH = 8,
                                   // Width of each register (e.g., 8 bits)
  parameter NUM REGS = 4)
                                   // Number of configuration registers
( input wire clk,
                          // Clock signal
                           // Active low reset
  input wire rst n,
  input wire [REG WIDTH-1:0] wr data,// Data to write
  input wire [1:0] wr addr, // Write address (2 bits for 4 registers)
  input wire write_enable, // Write enable signal
  output reg [REG WIDTH-1:0] rd data // Data to read);
  // Internal register array
  reg [REG_WIDTH-1:0] reg_array [NUM_REGS-1:0];
  // Declare integer variable outside the always block
  integer i;
  // Write operation
  always @(posedge clk or negedge rst n)
  begin
    if (!rst n)
      //begin
      // Reset all registers to zero
      for (i = 0; i < NUM REGS; i = i + 1)
        //begin
        reg array[i] <= {REG WIDTH{8'b0}};</pre>
      //end
    //end
      else if (write_enable)
      begin
      // Write data to specified register address
      reg array[wr addr] <= wr data;</pre>
    end
  end
  // Read operation (combinational)
  always @(*) begin
    rd_data = reg_array[wr_addr];
  end
```

endmodule

- > The module is configurable set of register that provides an interface to write and read data from multiple registers
- ➤ Parameter we can adjust the size of Number of registers and the size of the each register.

## **Module parameters**

Reg\_width: Defines the bit width of each register in this code default is set to 8bits

But this can be configured based on system requirments (8bit)

Num\_regs: Specifies the Number of Configuration registers(4 registers)

Register1: Address=2'b00

	1	0	1	0	0	1	0	1		
Register2: Address=2'b01										
	0	1	0	1	1	0	1	0		
Register3: Address=2'b10										
	1	1	1	1	1	1	1	1		
Register4: Address=2'b11										
	0	0	0	0	1	1	1	1		

## **PORTS:**

CLK: Clock Controls the Timing for Synchronous Operations Such as Writing to registers

rst\_n: If Active low reset Asserted this reset initializes all registers to zero

write\_enable: When Write enable is high it enables the write Operation to the register Specified by Wr\_addr

wr data: Write data (input). The data to be written into the specified register.

rd\_data: Holds the data read from the registers addressed by wr\_addr

wr\_addr: Write address (input, 2 bits). Specifies the address (0 to 3) of the register where the data should be written. Since there are 4 registers, only 2 bits are needed to represent the address.

## **Internal Register(array)**

• Register Array (reg\_array): The internal storage for register values, defined as an array of NUM\_REGS elements, each with a width of REG\_WIDTH bits. This array holds the configuration values for the module.

### **Operation:**

#### **Reset Behavior**

Upon a low level on rst\_n (active-low reset), all registers within reg\_array are initialized to zero. This is managed within a for loop, ensuring that each register in the array is zeroed on reset. This is critical for initializing all registers to a known state before use.

When rst n is low, all registers are cleared to zero.

#### **Write Operation**

The write operation is controlled by both the clk signal and the write\_enable flag. On the rising edge of clk, if write\_enable is asserted high, the data in wr\_data is stored into the register addressed by wr\_addr. This allows controlled data entry into specific registers.

When write\_enable is high on the clock's rising edge, the module writes wr\_data into the register located at wr\_addr.

### **Read Operation**

The read operation is purely combinational, meaning it does not depend on the clock. The output rd\_data continuously reflects the value in the register addressed by wr\_addr. This immediate reflection allows faster access to the register data for downstream modules.


The output rd\_data continuously shows the contents of the register addressed by wr\_addr, allowing real-time access to stored data.


#### **Used In:**

This config\_register\_set module can be used in various applications such as:

- Microcontroller configurations
- Memory-mapped register banks
- Configuration control in embedded systems

#### **Results:**





```
# Compile of reg.v was successful.
# Compile of tb reg.v was successful.
# 2 compiles, 0 failed with no errors.
ModelSim>vsim -gui work.tb_config_register_set
# vsim -gui work.tb config register set
# Start time: 22:27:48 on Nov 10,2024
# Loading work.tb_config_register_set
# Loading work.config register set
add wave -position insertpoint sim:/tb_config_register_set/*
VSIM 4> run -all
# Read from register 0: a5 (Expected: A5)
 Read from register 1: 5a (Expected: 5A)
# Read from register 2: ff (Expected: FF)
# Read from register 3: Of (Expected: OF)
# After reset, read from register 0: 00 (Expected: 00)
 After reset, read from register 1: 00 (Expected: 00)
 After reset, read from register 2: 00 (Expected: 00)
 After reset, read from register 3: 00 (Expected: 00)
 ** Note: $stop
                  : C:/intelFPGA/codes/tb_reg.v(118)
     Time: 200 ns Iteration: 0 Instance: /tb_config_register_set
 Break in Module tb config register set at C:/intelFPGA/codes/tb reg.v line 118
VSIM 5>
```

## **Summary**

The config\_register\_set module is a flexible, parameterized Verilog module for configuration management in digital designs. It supports reset, controlled writing, and real-time read access for efficient configuration storage, making it ideal for digital designs requiring a structured register storage solution.