به نام خدا

موضوع پروژه:

طراحی و تست واحد پردازش مرکزی برای انجام عمل XOR دو عدد ۴بیتی

استاد درس:

دکتر پریا دربانی

اعضای گروه:

محمد اصولیان (۹۹۵۲۱۰۷۳)

نوید ابراهیمی (۹۹۵۲۱۰۰۱)

دی ماه ۱۴۰۱

توضیح قسمتهای مختلف پروژه:

:ALU -1

وظیفه این واحد محاسبه XOR دو عدد ۴بیتیست. همانطور که در entity ALU دیده میشود ورودی این قطعه ۲ عدد ۴ بیتی به همراه op است که نوع عمل منطقی که در اینجا XOR است را نشان میدهد.

در قسمت architecture ALU_behave هم XOR هم xOR عدد را محاسبه و آن را داخل result مىريزد.


```
library ieee;
use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
      -- This is ALU. Calculates only "XOR" operation as was mentions in project document.
    entity ALU is port(
6
7
8
9
           opnd1: in std_logic_vector(3 downto 0);
opnd2: in std_logic_vector(3 downto 0);
           op: in std_logic_vector(1 downto 0);
result: out std_logic_vector(3 downto 0)
11
12
13
14
15
16
17
18
     end ALU;
     architecture ALU_behave of ALU is
     begin
           process(opnd1, opnd2, op)
                if op = "01" then
    result <= opnd1 xor opnd2;</pre>
20
                 end if;
           end process;
     end ALU_behave;
```

شكل ۱ - قطعه كد ALU

```
process
begin

    opnd1 <= "0001";
    opnd2 <= "0001";
    op <= "01";
    wait for period;
    opnd1 <= "0111";
    opnd2 <= "0001";
    op <= "01";
    wait for period;
    opnd1 <= "0100";
    opnd2 <= "0101";
    op <= "01";
    wait for period;
    opnd1 <= "0100";
    op <= "01";
    wait for period;
    opnd2 <= "1011";
    op <= "01";
    wait for period;
    opnd1 <= "1111";
    op <= "01";
    wait for period;
    opnd1 <= "0001";
    op <= "01";
    wait for period;
    opnd1 <= "0001";
    opnd2 <= "0001";
    opnd2 <= "1110";
    opnd2 <= "1110";
    opnd1 <= "1111";
    opnd2 <= "1110";
    opnd1 <= "1111";
    opnd2 <= "1110";
    opnd1 <= "1111";
    opnd2 <= "1110";
    opnd1 <= "01";
    wait for period;
    opnd1 <= "1101";
    opnd2 <= "01";
    wait for period;
end process;</pre>
```

شكل ٢ – فايل تست ALU



شكل٣ – موج خروجي ALU

:Instruction Memory -۲

در این قطعه با استفاده از addr آن قسمت از حافظه که میخواهیم را استخراج کرده و addr آن قسمت از حافظه که میخواهیم را او آن استخراج میکنیم.

وظیفه هرکدام مشخص کردن آدرس هرکدام از registerهاست که در ادامه در قسمت Registers از آن استفاده میکنیم.

```
Instruction Memory saves Instructions that will be run in cpu.
    -- For this project instructions are hard coded in a ROM type in architecture
 8
 9
    entity InstructionMemory is
10
        port(
11
         addr: in std_logic_vector(3 downto 0);
12
         readr1: out std_logic_vector(1 downto 0);
         readr2: out std_logic_vector(1 downto 0);
13
        writer: out std_logic_vector(1 downto 0);
14
15
        op: out std_logic_vector(1 downto 0)
16
17
    end InstructionMemory;
18
19
    architecture InstructionMemory_behave of InstructionMemory is
20
    type Mem_type is array(0 to 15) of std_logic_vector(7 downto 0);
21
    signal mem: Mem_type :=
                                  ("10000101",
                                   "11011001",
22
23
                                   "00101101",
24
                                   "01110001",
                                   "10000101",
25
26
                                   "11011001",
27
                                   "00000000",
28
                                   "00000000",
                                   "00000000",
29
                                   "00000000",
30
31
                                   "00000000",
32
                                   "00000000",
                                   "00000000",
33
                                   "00000000",
"00000000",
34
35
36
                                   "00000000");
37
38
    signal data:std_logic_vector(7 downto 0) := "000000000";
39
40
    begin
41
        data <= mem(to integer(unsigned(addr)));</pre>
42
        writer <= data(7 downto 6);</pre>
         readr1 <= data(5 downto 4);</pre>
43
44
         readr2 <= data(3 downto 2);</pre>
45
         op <= data(1 downto 0);
    end InstructionMemory_behave;
```

شکل ۴ – قطعه کد Instruction Memory

```
process
begin

addr<="0000";

wait for period;
addr<="0011";

wait for period;
addr<="1000";

wait for period;
addr<="1000";

wait for period;
addr<="1111";

wait for period;
addr<="1010";

wait for period;
addr<="0101";

wait for period;
addr<="0111";

wait for period;
addr<="010";


wait for period;
addr<="0110";

wait for period;
addr<="0110";

wait for period;
addr<="0110";

wait for period;
end process;
```

شکل۵ – فایل تست Instruction Memory



شکل۶ – موج خروجی Instruction Memory

:PC -\mathbb{P}

آدرس بخشی که قرار است execute شود را نگهداری میکند.

```
-- Program Counter only counts the instruction that is going to be run
6
    entity PC is
7
        port(
8
        input: in std_logic_vector(3 downto 0) := "00000";
9
        clk: in std logic;
        output: out std_logic_vector(3 downto 0) := "0000"
10
11
12
    end PC;
13
14
    architecture PC_behave of PC is
15
16
        process(clk, input)
17
        begin
18
            if rising edge(clk) then
19
                 output<=input;
20
            end if:
21
        end process;
22
    end PC behave;
23
```

شكل٧ – قطعه كد PC

```
process
begin
                                      wait for 20 ns:
    wait for hfperiod;
                                      input <= "0011";
    clk <= '0';
   wait for hfperiod;
                                      wait for 30 ns;
    clk <= '1';
                                      input <= "0011";
end process;
                                      wait for 30 ns;
process
begin
                                      input <= "0110";
    input <= "0001";
                                      wait for 30 ns;
    wait for 40 ns;
                                      input <= "1001";
    input <= "0100";
    wait for 70 ns;
                                      wait for 20 ns:
    input <= "0110";
                                      input <= "0101";
    wait for 10 ns;
                                      wait for 20 ns;
    input <= "0101";
    wait for 30 ns;
                                      input <= "1001";
    input <= "0001";
                                      wait for 60 ns;
    wait for 20 ns;
                                      input <= "1001";
    input <= "0000";
   wait for 30 ns;
                                      wait for 40 ns;
    input <= "1100";
                                      input <= "0001";
    wait for 40 ns;
                                      wait for 20 ns:
    input <= "1100";
```



شكل ٩ – موج خروجي PC

:Register File - 4

در این قطعه به این صورت عمل میکنیم که یک regFile داریم که آدرس Registerهایی که ما با آن کار داریم در آن ذخیره شده است. با استفاده از regFile و آدرس هر register، دیتای موردنظر را استخراج میکنیم.

از این قطعه ۲ استفاده میتوان کرد:

۱- استخراج دیتای مورد نیاز با readr و دادن دیتاها به ALU.

register در حالتی که بخواهیم عمل write انجام دهیم، مقداری که از مراحل بعدی به دست آمده را در write - در حالتی که بخواهیم.

```
-- Register File has the data of registers.
6
    entity RegisterFile is
         port(
8
         readr1: in std_logic_vector(1 downto 0);
         readr2: in std_logic_vector(1 downto 0);
writer: in std_logic_vector(1 downto 0);
10
11
         writed: in std_logic_vector(3 downto 0);
         regwrite: in std_logic;
         readd1: out std_logic_vector(3 downto 0);
13
14
         readd2: out std_logic_vector(3 downto 0)
15
    end RegisterFile;
16
17
18
    architecture RegisterFile_behave of RegisterFile is
19
    type RegFile_type is array(0 to 3) of std_logic_vector(3 downto 0);
20
21
    signal regfile: RegFile_type := ("0011",
                                          '0100"
22
                                          "0000"
23
24
25
                                          "0000");
    begin
         process(readr1, readr2, writer, writed, regwrite)
26
27
         begin
             readd1 <= regfile(to_integer(unsigned(readr1)));</pre>
28
              readd2 <= regfile(to_integer(unsigned(readr2)));
29
             if writed'event then
30
                  regfile(to_integer(unsigned(writer))) <= writed;</pre>
             end if;
31
32
         end process;
   end RegisterFile_behave;
```

شکل ۱۰ – قطعه کد Register File


```
process
begin
          initialize regwrite
      regwrite <= '0';

-- check read from registers

readr1 <= "00";

readr2 <= "01";
      wait for period;
      readr1 <= "10";
      readr2 <= "00";
      wait for period;
      readr1 <= "11";
readr2 <= "10";
      wait for period;
      --check write to registers
     writer <= "00";
writed <= "1000";
      regwrite <= '1';
      wait for pulseperiod;
regwrite <= '0';</pre>
      wait for period;
     writer <= "01";
writed <= "1001";</pre>
      regwrite <= '1';
      wait for pulseperiod;
regwrite <= '0';</pre>
      wait for period;
     writer <= "10";
writed <= "1010";</pre>
      regwrite <= '1';
      wait for pulseperiod;
regwrite <= '0';</pre>
      wait for period;
end process;
```


شکل ۱۱ – فایل تست Regiater Files



شکل ۱۲ – موج خروجی Register File

:Controller - a

در کد ما نقش ارتباط دهنده بین قطعات مختلفی که در بالا تعریف کردیم را دارد. به این صورت که از همه قطعات در این فایل با component استفاده شده است و خروجی هر قطعه ورودی قطعه دیگر خواهد بود. شکل زیر نحوه کار این فایل است:



شکل۱۳ – نحوه عملکرد Controller

در واقع تستى كه براى اين سوال نوشتيم روى اين قطعه ران ميشود.

تعدادی سیگنال دیباگ هم برای مشاهده جزئیات هر کامپوننت تعریف کردهایم.

```
entity Controller is
15
        port(
16
        reset: in std logic;
17
        clk: in std logic;
18
        dbg counter: out std logic vector(3 downto 0);
19
        dbg im readr1: out std logic vector(1 downto 0);
20
        dbg im readr2: out std logic vector(1 downto 0);
        dbg im writer: out std logic vector(1 downto 0);
        dbg im op: out std logic vector(1 downto 0);
        dbg_rf_readd1: out std logic_vector(3 downto 0);
24
        dbg_rf_readd2: out std logic_vector(3 downto 0);
25
        dbg alu result: out std logic vector(3 downto 0)
26
        ):
27
    end Controller;
28
29
    architecture Controller behave of Controller is
30
    component ALU is
31
        port(
32
        opnd1: in std logic vector(3 downto 0);
33
        opnd2: in std logic vector(3 downto 0);
34
        op: in std logic vector(1 downto θ);
35
        result: out std logic vector(3 downto 0)
36
37
    end component;
38
39
    component InstructionMemory is
40
41
        addr: in std logic vector(3 downto 0);
42
        readr1: out std logic vector(1 downto 0);
43
        readr2: out std logic vector(1 downto 0);
44
        writer: out std logic vector(1 downto 0);
45
        op: out std logic vector(1 downto 0)
46
        );
47
    end component;
48
49
50
    component PC is
51
        port(
52
        input: in std logic vector(3 downto 0);
53
        clk: in std logic;
        output: out std logic vector(3 downto 0)
```

```
end component;
57
58
    component RegisterFile is
59
60
        readr1: in std_logic_vector(1 downto 0);
61
        readr2: in std logic vector(1 downto 0);
62
        writer: in std logic vector(1 downto 0);
        writed: in std_logic_vector(3 downto 0);
63
64
        regwrite: in std_logic;
65
        readd1: out std_logic_vector(3 downto 0);
66
        readd2: out std logic vector(3 downto 0)
67
        );
68
    end component;
69
70
    -- ALU signals
71
    signal alu_opnd1:std_logic_vector(3 downto 0);
    signal alu opnd2:std logic vector(3 downto 0);
73
    signal alu op: std logic vector(1 downto 0);
74
    signal alu result: std logic vector(3 downto 0);
75
76
    -- InstructionMemory signals
77
    signal im addr: std logic vector(3 downto 0);
    signal im_readr1: std_logic_vector(1 downto 0);
78
    signal im_readr2: std_logic_vector(1 downto 0);
80
    signal im_writer: std_logic_vector(1 downto 0);
81
    signal im op: std logic vector(1 downto 0);
82
83
    -- PC signals
84
    signal pc_input: std_logic_vector(3 downto 0);
85
    signal pc clk: std logic;
86
    signal pc_output: std_logic_vector(3 downto 0);
87
88
    -- RegisterFile signals
89
    signal rf readr1: std logic vector(1 downto 0);
    signal rf readr2: std logic vector(1 downto 0);
    signal rf_writer: std_logic_vector(1 downto 0);
    signal rf_writed: std_logic_vector(3 downto 0);
92
93
    signal rf_regwrite: std_logic;
    signal rf readd1: std logic vector(3 downto 0);
   signal rf readd2: std logic vector(3 downto 0);
```

```
signal counter: std_logic_vector(3 downto 0) := "0000";
 98
99
                pccom: PC port map(pc_input, pc_clk, pc_output);
alucom: ALU port map(alu_opnd1, alu_opnd2, alu_op, alu_result);
imcom: InstructionMemory port map(im_addr, im_readr1, im_readr2, im_writer, im_op);
rfcom: RegisterFile port map(rf_readr1, rf_readr2, rf_writer, rf_writed, rf_regwrite, rf_readd1, rf_readd2);
pc_clk <= clk;
im_addr <= counter;
im_addr <= im_readr1.</pre>
         begin
100
101
102
103
104
106
                 rf_readr1 <= im_readr1;
107
                 rf_readr2 <= im_readr2;
                rf_writer <= im_writer;
alu_opndl <= rf_readdl;
alu_opnd2 <= rf_readd2;
alu_op <= im_op;
108
109
110
111
112
113
114
115
116
                 rf_writed <= alu_result;
                 dbg_counter <= counter;
dbg_im_readr1 <= im_readr1;</pre>
117
                 dbg_im_readr2 <= im_readr2;</pre>
118
119
120
121
122
123
124
125
                 dbg_im_writer <= im_writer;</pre>
                 dbg_im_op <= im_op;
dbg_rf_readd1 <= rf_readd1;
dbg_rf_readd2 <= rf_readd2;</pre>
                 dbg_alu_result <= alu_result;</pre>
                 process(clk)
                 begin
                        if (rising_edge(clk)) then
                               if reset = '1' then
counter <= "0000";
126
127
128
129
130
                                       counter <= std_logic_vector(unsigned(counter) + 1);</pre>
                                end if;
                         end if;
                 end process;
133
134
       end Controller_behave;
```

شکل۱۴ – قطعه کدهای Controller

```
process
begin
    clk <= '0';
    wait for 25 ns;
    clk <= '1';
    wait for 25 ns;
end process;

process
begin
    reset <= '1';
    wait for 10 ns;
    reset <= '0';
    wait for 1000 ns;
end process;</pre>
```

شکل۱۵ – فایل تست ۱۵ – ۱۵

лг reset	1	0fs
лг clk	0	
∄ J dbg_counter	0	0 X 1 X 2 X 3 X 4 X 5 X 6 X 7 X 8 X 9 X A
⊕ лг dbg_im_readr1	0	0 X 1 X 2 X 3 X 0 X 1 X 0
⊕ лг dbg_im_readr2	1	1 \ 2 \ \ 3 \ \ 0 \ \ 1 \ \ 2 \ \ 0
	2	2 X 3 X 0 X 1 X 2 X 3 X 0
⊞ лг dbg_im_op	1	1 X 0
⊕ лг dbg_rf_readd1	3	3 X 4 X 7 X 3 X 4 X 7 X 4
⊕ лг dbg_rf_readd2	4	4 X 7 X 3 X 4 X 7 X 3 X 4
⊕ лг dbg_alu_result	7	7 X 3 X 4 X 7 X 3 X 4

شکل۱۶ – موج خروجی Controller