


SET A




$$Q_1^+ = W(Q_1 + Q_2)$$

$$Q_2^+ = W(\overline{Q_1} + \overline{Q_2})$$

$$Z = Q_1^+ \cdot Q_2^+$$

W	Q ₁	Q ₂	Q ₁ ⁺	Q ₂ ⁺	Z
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	1	0
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	1	0	0



Let $Q_1 = Q_2 = 0$ initially


$$(1) \quad W = 1, \quad D_1 = 0, \quad D_2 = 1 \\ Q_1 = 0, \quad Q_2 = 1 \Rightarrow Z = 0$$

$$(2) \quad W = 1, \quad D_1 = 1, \quad D_2 = 1 \\ Q_1 = 1, \quad Q_2 = 1 \Rightarrow Z = 0$$

$$(3) \quad W = 1, \quad D_1 = 1, \quad D_2 = 0 \\ Q_1 = 1, \quad Q_2 = 0 \Rightarrow Z = 1$$


$$(4) \quad W = 1, \quad D_1 = 1, \quad D_2 = 1 \\ Q_1 = 1, \quad Q_2 = 1 \Rightarrow Z = 0$$

$$(5) \quad W = 1, \quad D_1 = 1, \quad D_2 = 0 \\ Q_1 = 1, \quad Q_2 = 0 \Rightarrow Z = 1$$



Detecting '111'

A2:



$$\begin{aligned}\text{clkC} &= \overline{Q_B} \cdot \text{clkA} \cdot \overline{Q_C} \\ &= Q_B + \overline{\text{clkA}} + Q_C\end{aligned}$$

Set - B

(Manshi Agrawal)


B1.

$$w_1 = 0110111000110$$



$$w_2 = 1110101000111$$

$$w_2 = 000010000110$$

When $w_1 = w_2 \Rightarrow$ then XOR will give 1.



w_1	w_2	OIP
0	0	1
0	1	0
1	0	0
1	1	1



4-bit shift register.

When A, B, C, D will be 1 simultaneously, then OIP Z = 1.


B2.

For counting the no. of times $Z=1$, we

can implement a decade mod-10 counter of whose

clock will be triggered by Z .

When $Z=1$, clock will get triggered and counter will count +1.



B3. 1000 UP counting →

B3

1000

Present State			next state			D. i/p.		
A	B	C	A	B	C	D_{10}	D_{20}	D_{30}
0	0	0	→	0	1	0	1	0
0	0	1	→	0	1	1	1	1
0	1	0	→	1	0	0	1	0
0	1	1	→	1	0	1	1	0
1	0	0	→	1	1	0	1	1
1	0	1	→	1	1	1	1	1
1	1	0	→	0	0	0	0	0
1	1	1	→	0	0	1	0	0

Face down Counting

Present state.

next state.

D - i/P

A	B	C		A ⁺	B ⁺	C ⁺		D _{1d}	D _{2d}	D _{3d}
0	0	0	→	1	1	1	→	1	1	1
0	0	1	→	0	0	0	→	0	0	0
0	1	0	→	0	0	1	→	0	0	1
0	1	1	→	0	1	0	→	0	1	0
1	0	0	→	0	1	1	→	0	1	1
1	0	1	→	1	0	0	→	1	0	0
1	1	0	→	1	0	1	→	1	0	1
1	1	1	→	1	1	0	→	1	1	0

Face UP. ⇒

D_{1u} ⇒

A	BC	00	01	11	10
0	0	0	1	1	
1	1	1	0	0	

$$\Rightarrow AB' + A'B = A \oplus B$$

D_{2u} ⇒

A	BC	00	01	11	10
0	1	1			
1	1	1			

$$\Rightarrow \bar{B}$$

D_{3u} ⇒

A	BC	00	01	11	10
0		1	1		
1		1	1		

C

for down →

D_{1c} ⇒

A	BC				
1					
	1	1	1	1	

$$\Rightarrow A'BC + AC + AB$$

D_{2c} ⇒

A	BC				
1	0	1	0		
1	0	1	0		


$$\Rightarrow \bar{B}\bar{C} + BC = B \odot C$$

$D_{3C} \Rightarrow R$

BC				
	1	0	0	1
	1	0	0	1

$\Rightarrow C1$


now implementation \rightarrow



mux will pass the logic of up count if $w=1$

And the logic of down count if $w=0$.

C1.



$$t_s = 30 \text{ ps}$$

$$t_h = 20 \text{ ps}$$

$$t_{cq} = 10 \text{ ps}$$

$$t_{n1} = 50$$

$$t_{clk} = 1/16 \text{ MHz}$$

$$= 1 \text{ ns}$$

Consider the path between
FFB to FFC.

$$t_{clk} \geq t_{cq} + t_{n1} + t_{setup}$$

$$10 + 50 + 30$$


$$1 \text{ ns} \geq 90 \text{ ps} \quad \therefore \text{No Setup Violation}$$

Consider the path FFA to FFB.

As per Hold Defⁿ, data should be stable till 20ps (Hold time of FFB) after the clock edge. In above case, consider clock is arriving at both FFA & FFB at 10ns. then the Data at FFB should be present there for more 20ps to get captured. But it will be overwritten by FFA data in 10ps as t_{cq} of FFA is 10ps. \therefore Hold Violation exists.

C₂.


In circuit 1



For well-formed k stage pipeline the no. of registers on ~~the~~ all the paths betwⁿ i/p and o/p should be same.

As they are not equal. It's not a well formed k stage pipeline.

In circuit 2.



In this circuit all the paths from i/p to o/p have same no. of registers.

~~But, for a well formed pipeline~~

~~Every pipeline stage, has a register on its o/p & not on i/p.~~

~~∴ This circuit is not a wellformed pipelined circuit.~~

The circuit is well formed pipe line.

Now, The input at the circuit is with register, ~~some can~~ It can be considered as pipeline register or can be ignored saying it to be o/p register of the circuit connected at the input of this circuit.

∴ Here k can be 3 or 4.