Course Title:	Electronic Circuits I
Course Number:	ELE 404
Semester/Year (e.g.F2016)	W2021

Instructor:	Fei Yuan

Assignment/Lab Number:	8
	Amplifier Design Project
Assignment/Lab Title:	

	04/18/2021
Submission Date:	
	04/18/2021
Due Date:	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Rahman	Taskin	500973553	11	Autom

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report

is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Table of Contents

Objective	2
Description	2
Manual Calculations	3
P1	4
P2	6
P3	
Experimental Results	
E1	8
E2	9
E3	10
E4	11
Conclusion and Remarks	12

Objective

The objective of this Design Project was to build a BJT amplifier circuit that meets the following specifications:

- Power Supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than 10mA;
- No-load voltage gain (at 1kHz): $|A_{vo}| = 50(\pm 10\%)$;
- Maximum no-load output voltage swing (at 1kHz): no smaller than 8V peak to peak;
- Loaded voltage gain (at 1kHz and with $R_L=1k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1kHz and $R_L=1k\Omega$): no smaller than 4V peak to peak;
- Input resistance (at 1kHz): no smaller than $20k\Omega$;
- Amplifier type: inverting or non-inverting;
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220k Ω from the E24 series;
- Capacitors permitted: **0.1uF, 1uF, 2.2uF, 4.7uF, 10uF, 47uF, 100uF, 220uF**;
- Other components (BJTs, diodes, Zener diodes etc.): only from your ELE404 lab kit.
- Source resistance must be 600Ω for all tests.

Description

The configuration of the circuit I chose is a CC stage followed by CE, which is followed by another CE stage. I chose this circuit to easily achieve the desired gain of amplifier circuit that was specified. I chose the CC stage to be the first stage to meet the required input resistance. Common-collector amplifier circuits have high input resistance and low output resistance which is why I chose the CC amplifier to be

the initial stage. For the second and third stage I chose a CE amplifier to reach a high voltage gain of 50. The second stage amplified the signal by about 5. This gain was then further amplified by about 10 by the CE amplifier in the third stage with total gain being around 50. The full amplifier circuit can be found in Figure 1.






Figure 1: Complete CC-CE-CE BJT amplifier circuit.


Manual Calculations

Note: For some of the stages the values differ from the manual calculations this was done to avoid distortions in the graph.









KVL 8 VBB
Ye = VT/IB(BHI)
VBB-TBRBB-0.7V-IB(B+)RE=0 . Since we made sure
VBB-TERBB-0.7/Y- IB(B+1)RE=0 Since we made oure VBB-0.7/RBB+(B+1)RE= IB to meet the required
To keep our IB large - input resistance of 20K2
we need a relatively small REI for the full amplifier, we
in the KR range. Lets take are no longer concerned about
REI = 4K2, this is necessary to imput resistance unless it
properly &c bias the CE Amp. affects the gain.
Lets also take relatively small
Ri and Rz to keep our IBlarge, (Rs=12KR, Rz=4KR)
so RBB= 3K. Ne need a large Is to decrease our re
which will increase our gain. To increase aur gain during
AC signal Lets take a small REZ relative to Rc. REZ= 400-2
the state of the s
VBB = 10 (4/12+4) = 1/4(10) = 0.44
$T_{B} = \frac{3.3 \text{ V}}{3 \text{ K.R}} + 101(4110.4) \approx 0.08306636 \text{ mA}$ $re = 0.026 \text{ V}/8.389702517 = 3.099 \text{ A}$
re = 0.026 1 8.389702517 - 3.099 sh
$Av_0 = -\alpha Rc = -\alpha Rc \Rightarrow Av_1 = -\alpha (Rc Rc)$ $re + Rt = 366.72$ $366.735.R$
re+RE 366.72 366.735JL
To Avaid distortions we take Re= MRSL.
A. 2242979 - Ave depends on the input vestimate
of the Ihird Stage. We will care in
this gain after taking that input resistance
Input Resistance of Third Stage CE Amp :
Rin = RBB [(B+1) (re+RE)
Rin = 2.9679 11 (101) (15.1438 & + 787.73 &)
= 2,96791181.04 = 2.863 KSL
2,101(1101)
Ave of Stage 28 - x (9KR112.863KR) @ -5.864
Ave of Stage 20-2 (48)6112.000

P3	VBB = Vcc (R2/R1+R2) => Take R1=15kl and R2=4kl
	· The dc bias resistors NOB = 2:105W
	were chosen based on the RBB= 3.15789KJZ
36	previous stage but aftered -
	to avoid distortions . Also, another reason why the
4/3	values had to be altered
	To=1.405293.15789K2+(101)0.787Lis because the load for the
Zex	= 16.9987MA Full amplifier circuit (1k2)
	re = 0.026 V/IB(101) = 15.1438 R
THE PARTY	Avo = - x Re = - x Rc -> Take Rc = 9.5kl)
	re+RE 802.378-12 = - 11.72258
	· · · · · · · · · · · · · · · · · · ·

Experimental Results

E1




Figure 2: Stage 1 CC-Amplifier circuit.

Stage 1: CC Amplifier Graph




Figure 3: Input and Output voltage waveforms of stage 1 amplifier seen in Figure 2.

The manual calculations in this stage agree with the experimental results, as the gain of amplifier is about equal to 1.

E2




Figure 4: Stage 2 CE amplifier circuit.

Stage 2: CE Amplifier Graph




Figure 5: Input and Output waveforms of Stage 2 CE amplifier as a function of time.

E3




Figure 6: Stage 3 CE Amplifier circuit.




Figure 7: Input and Output waveforms of CE amplifier in Figure 6 as a function of time.

3m

Time (s)

4m

5m

6m

2m



Selected Trace:V(4) | V(Vi)

-1.0

V(4) V(Vi)

0m

V(1)

✓ V(Vo2)

1m




Figure 8: Input and Output waveforms of both stage2 and stage3 circuits cascaded together with stage 1, from Figure 1.

Full Circuit Frequency Response




Figure 9: Frequency response of the amplifier circuit from 20Hz-50kHz.

Conclusion and Remarks

I can verify that the circuit meets the required standards, although there were slight discrepancies in the waveforms as the final output waveform was slightly distorted. Although the rest of the circuit seems to meet the required standards.

Compared to the manual calculation the only stage that has identical values was the first stage (CC amplifier), this is because this stage was only used to meet the required input resistance of the circuit and was not impacted by the rest of the circuit very significantly because of the emitter resistance value.

The CE amplifier in stage2 met the expected results from the manual calculations. If we look at the gain of the amplifier compared to the source waveform we see that the gain is consistent with the calculated value. The source waveform amplitude was about $77.7mV \pm 5mV$, and the output waveform of the 2^{nd} stage amplifier was about $406mV \pm 5mV$. We can see that the amplitude increased by about 5.225, which is consistent with the calculated value of 5.864.

The CE amplifier in stage3 did not exactly meet the expected results from the manual calculations, and different resistor values were used to avoid distortions. The amplitude of the stage2 amplifier was $406mV \pm 5mV$, and the amplitude of the final output waveform was about $4V \pm 5mV$. We can see that the gain according to the experimental results was 9.8. The expected vs measured value of the gain is slightly off and this is mainly due to the minor distortion in the graph.