

# ELE404 Design Project W2021

## Table of Contents


|                                  |    |
|----------------------------------|----|
| Prelab .....                     | 1  |
| Circuit Overview .....           | 1  |
| Figure P1 .....                  | 2  |
| Manual Calculations .....        | 3  |
| Final Circuit Design .....       | 8  |
| Experiment .....                 | 9  |
| Objective .....                  | 9  |
| Simulation Results .....         | 9  |
| Figure E1 .....                  | 9  |
| Figure E2 .....                  | 10 |
| Figure E3 .....                  | 10 |
| Figure E4 .....                  | 11 |
| Conclusion .....                 | 12 |
| Requirement Analysis .....       | 12 |
| Calculations vs Simulation ..... | 12 |
| Closing remarks .....            | 12 |

## Prelab

### Circuit Overview

For the project I decided to go with a CE-CC two stage configuration. The common-emitter amplifier was the main source on the voltage gain for the circuit, and then I used a common-collector amplifier to invert the gain. In the next section of the prelab, I will go over the calculations I followed in order to come up with the values for the circuit.

Figure P1




**Figure P1:** Circuit designed based on specifications provided for the project.

## Manual Calculations

### Design Calculations

#### Stage 1: CE



$$\text{Set } R_c = 10k\Omega$$

$$I_c = \frac{10 - 5.9}{10k\Omega} \approx 0.41 \text{ mA}$$

$$\rightarrow 1.5V = 0.41(R_{E1} + R_{E2})$$

$$\boxed{R_{E1} + R_{E2} \approx 3.66k}$$

AC Analysis

$$R_i = r_{BE} + (B+1)R_{E1}$$

$$g_m = 40 I_C = 40(0.41) = 16.4 \text{ mS}$$

$$A_{v_o} = \frac{-g_m R_c}{1 + g_m R_{E1}}$$

$$50 = \frac{(16.4)(10)}{1 + (10)R_{E1}}$$

$$50 + 500 R_{E1} = 164$$

$$R_{E1} = 0.228 \text{ k}\Omega = 228 \Omega$$

$$\text{Recall } \rightarrow R_{E1} + R_{E2} = 3.66 \text{ k}$$

$$R_{E2} = 3.432 \text{ k}\Omega$$

Constraint:  $R_{in} \geq 20k\Omega$

$$\rightarrow R_i = \frac{\beta}{g_m} + (\beta + 1)R_{E1} = \frac{100}{16.4} + (\beta + 1)(0.228)$$

$$\boxed{R_i = 29.13 k\Omega}$$

$$R_{in} = R_1 \parallel R_2 \parallel R_i$$

$$\frac{1}{20k} \leq \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{29.1k}$$

$$R_1 \parallel R_2 \geq \left( \frac{1}{20k} - \frac{1}{29.1k} \right)^{-1}$$


$$R_1 \parallel R_2 \geq 63.81 k\Omega$$

$$\rightarrow \text{Set } R_1 \parallel R_2 = 64 k\Omega$$

$$I_B = \frac{I_C}{\beta} = 0.0041 \text{ mA}$$

$$I_B \ll I_C$$

$$\frac{R_1 R_2}{R_1 + R_2} = 64k \dots \textcircled{1}$$



Voltage Division

$$22 = \frac{10 R_2}{R_1 + R_2}$$

$$\frac{R_2}{R_1 + R_2} = 0.22 \dots \textcircled{2}$$

sub ② into ①

$$0.22 R_1 = 64k$$

$$\boxed{R_1 = 291k\Omega} \quad \dots \textcircled{3}$$

sub ③ into ①

$$\frac{(291)R_2}{(291) + R_2} = 64$$

$$291R_2 = (64)(291) + 64R_2$$


$$R_2 = \frac{(64)(291)}{(291-64)}$$

$$\boxed{R_2 = 82k}$$

Quiescent Current

$$I \approx \frac{10}{291+82} = 0.02mA = 20\mu A$$

## Stage 2: CC



$$I_{E2} = (B+1)I_{B2}$$

$$= 101 \left( \frac{0.41}{10} \right)$$

$$I_{E2} = 4.14 \text{ mA}$$

$$R_{E3} = \frac{5.2}{4.14} = 1.26 \text{ k}\Omega$$

$$g_{m2} = 40I_C = 40(4.14) = 165.6 \text{ mS}$$

$$r_{BE} = \frac{1}{g_{m2}} = 6 \Omega$$


$$R_o = R_{E3} \parallel \left( r_{BE} + \frac{R_C}{B+1} \right)$$

$$R_o = 1.26 \text{ k} \parallel \left( 6 + \frac{10 \text{ k}}{101} \right)$$

$$R_o = 1.26 \text{ k} \parallel 0.105 \text{ k}$$

$$R_o = 97 \Omega$$

## Analysis



$$\begin{aligned} R_{i2} &= r_{BE2} + (B+1)R_{E3} \\ &= \frac{100}{165.6} + (101)(1.26) \\ R_{i2} &= 128 \text{ k}\Omega \end{aligned}$$


$$\frac{V_{c1}}{V_i} = \frac{-g_m(R_C \parallel R_{i2})}{1 + g_m R_{E1}} = \frac{-16.4 (10 \parallel 128)}{1 + 16.4(0.228)} = \boxed{47.1}$$

$$\frac{V_o}{V_{c1}} = \frac{g_{m2} R_{E3}}{1 + g_{m2} R_{E3}} = \frac{(165.6)(1.26)}{1 + (165.6)1.26} = 0.995$$

$$A_{vo} = 47.1 \times 0.995 = 46.9$$

## Final Circuit Design

### Circuit



$\frac{1}{j\omega C} \gg R_E \}$  choose highest capacitor value



## Experiment


### Objective

The objective of this lab is to simulate the designed BJT circuit and check if the predicted theoretical results matched up with the simulated results. If there are any discrepancies, we will address them at the end of the lab in the conclusion section.

### Simulation Results


This section covers the results from running various simulations option on Multisim. I have included transient, AC sweep, and DC transfer characteristic simulation results below. At the end I have also included screenshot of the results gathered from the probes.

Figure E1




**Figure E1:** Includes the transient graph of both  $V_{in}$  and  $V_o$  of the two-stage (CE-CC) amplifier.

Figure E2



**Figure E2:** Includes the DC transfer characteristics of both  $V_{in}$  and  $V_{out}$  of the two-stage (CE-CC) amplifier.

Figure E3



**Figure E3:** Includes the frequency response both  $V_{in}$  and  $V_{out}$  of the two-stage (CE-CC) amplifier.

Figure E4




Figure E4: Circuit overview and placement of probes for the simulations.

## Conclusion

### Requirement Analysis

This was a tough project and I have struggled with meeting the requirements of the assignment. However, I believe I have met a good amount of the specifications for the project for submission.

Requirements met:

- Power supply: **+10V** relative to the ground;
- Quiescent current drawn from the power supply: **no larger than 10 mA**;
- No-load voltage gain (at 1 kHz):  $|A_{vo}| = 50 (\pm 10\%)$ ;
- ✗ Maximum no-load output voltage swing (at 1 kHz): **no smaller than 8 V peak to peak**;
- Loaded voltage gain (at 1 kHz and with  $R_L = 1\text{ k}\Omega$ ): **no smaller than 90% of the no-load voltage gain**;
- Maximum loaded output voltage swing (at 1 kHz and  $R_L = 1\text{ k}\Omega$ ): **no smaller than 4 V peak to peak**;
- Input resistance (at 1 kHz): **no smaller than 20 k $\Omega$** ;
- Amplifier type: **inverting or non-inverting**;
- ✗ Frequency response: **20 Hz to 50 kHz ( $-3\text{ dB}$  response)**;
- Type of transistors: **BJT**;
- Number of transistors (stages): **no more than 3**;
- Resistances permitted: **values smaller than 220 k $\Omega$  from the E24 series**;
- Capacitors permitted: **0.1  $\mu\text{F}$ , 1.0  $\mu\text{F}$ , 2.2  $\mu\text{F}$ , 4.7  $\mu\text{F}$ , 10  $\mu\text{F}$ , 47  $\mu\text{F}$ , 100  $\mu\text{F}$ , 220  $\mu\text{F}$** ;
- Other components (BJTs, diodes, Zener diodes, etc.): **only from your ELE404 lab kit**.

I have verified these requirements via observation of the circuit itself, and partial outputs of the simulations.

### Calculations vs Simulation

While a good portion of the calculations matched up with simulation results, there was definitely some noticeable differences regarding the overall output of the circuit. I assume this is a result of improperly building/designing the circuit. It can also be a result of my own calculation errors. As a result, a good portion of the results did not quite match up to expectations and did not meet some of the design requirements.

### Closing remarks

This project was a great introduction in an application of the various analysis and design techniques we have learned from our lectures/labs/tutorials. We had the opportunity to not only apply these newfound skills, but we also were able to test how well we could meet the requirements for a circuit that had specific constraints. I found the project to be quite challenging, but it gave me a great idea on the basic techniques. I strongly believe if I keep taking on similar design-oriented projects on my own. I will be able to become quite good at ensuring the project meets the requirements. This was a great change of pace from our usual lab structure. I've quite enjoyed the learning experience.