IMPLEMENTATION OF SD CONTROLLER USING FPGA(NEXYS 4)

Start Date: 12th June, 2017 Finished By: 5th July,2017

Project done by: Navneeth Narayanan (108115058)

K Ashish Kumar(108115038)

Apratim Khobragade (108115014)

Prakhar Gupta (108115064)

Under the Guidance of Dr. G. Lakshmi Narayanan Assisted by Mr. Bibin Sam Paul

INDEX

SI.No	TITLE		
1.	Project Overview		
2.	Serial Peripheral Interface		
3.	FAT 32 System		
4.	VHDL Code		
5.	Output		

PROJECT OVERVIEW

The objective of this project is to interface an sd card with an fpga board. This project involved the usage of a micro sd card and a nexys4 ddr fpga board. The software used included xilinx (platform for vhdl coding), Hex Editor (to access the different sectors of the sd card) and the adept software (TO use the nexys board). The code for doing this project involves the usage of four main modules dealing with the following:-

- 1) SD Controller
- 2) RAM
- 3) CPU
- 4) DISPLAY

The interfacing is basically done in two stages , one being interfacing the FPGA board with the SD controller and the other the controller with the microSD card. This is where the SD controller module comes into play. The module specifically deals with the latter part of the interfacing , namely the interfacing of the controller with the sd card. It deals with the connections to and the control of the various parts of the microsd such as the MOSI (Master Out Slave In) , the MISO (Master In Slave Out) , and the chip select among others. This is then linked with the main module, which is the CPU module.

RAM module:


The incoming data from sd card is 512 bytes long per read cycle. So we need to to store these 512 bytes for manipulation. The RAM module has clock, read and write address, and write enable as inputs and has two seperate 8-bit parallel lines for data input and output. The data from RAM is changed according to the read address at the frequency of the input clock, so after the CPU gives read address, it must wait at least for one clock cycle before reading the data. However, the write operation in asynchronous the processor puts the required data and write address and then gives a high pulse on the write enable signal.

Display module:


The 8 digit seven segment display module has active low inputs for anode and cathode, The anode control selects which digit of the 7 segment display is illuminated, and the cathode combination controls what pattern is shown in the display. A clock is given to this module which changes which digit of the 7 segment is illuminated. Other input is the 32 bit data line. The cathodes are controlled by the data occupying the place for the current illuminated digit in the 32 bit data line.

CPU FSM:

The CPU joins the SD controller, clock, ram and display peripheral. It is implemented as an FSM. The states of SD controller and CPU are debugged in the 7 segment display. As the CPU is reset, it resets the SD controller and waits till it is ready for read or write operations. And displays the process in the 7 seg display. Then the CPU issues a read command from a hard programmed block address (which is found from the hex editor in laptop). Then it read 512 bytes of DATA from the SD controller. While reading the data from the controller, it has to wait for the data ready pin to go high, then it has to read the data from the 8 bit data pins. Then the CPU has to acknowledge through the data acknowledge pin and store the data in the proper address of the ram. After all 512 bytes are read the CPU read the first fr bytes from RAMM and displays it in the 7 segment display. The image bytes can also be displayed as an image in the monitor through the VGA port.



NEXYS 4 FPGA:



Featuring the same Artix™-7 field programmable gate array (FPGA) from Xilinx®, the Nexys 4 DDR is a ready-to-use digital circuit development platform designed to bring additional industry applications into the classroom environment. The Artix-7 FPGA is optimized for high-performance logic, and offers more capacity, higher performance, and more resources than earlier designs. With its large, high-capacity FPGA (Xilinx part number XC7A100T-1CSG324C) and collection of USB, Ethernet, and other ports, the Nexys 4 DDR can host designs ranging from introductory combinational circuits to powerful embedded processors. Several built-in peripherals, including an accelerometer, a temperature sensor, MEMs digital microphone, speaker amplifier, and plenty of I/O devices allow the Nexys 4 DDR to be used for a wide range of designs without needing any other components. The most notable improvement is the replacement of the 16 MiB CellularRAM with a 128 MiB DDR2 SDRAM memory. Digilent will provide a VHDL reference module that wraps the complexity of a DDR2 controller and is backwards compatible with the asynchronous SRAM interface of the CellularRAM, with certain limitations. Some of the peripherals that the Nexys 4 has are given below:


- UART/JTAG USB port
- Pmod port for XADC signals
- Audio connector
- Ethernet connector
- USB host connector
- microSD card connector
- 12-bit VGA output
- Four Pmod ports
- Power jack

And some of the features of this fpga are as follows:

- USB-UART Bridge
- 10/100 Ethernet PHY
- PWM audio output
- 3-axis accelerometer
- 16 user switches
- 16 user LEDs
- Two tri-color LEDs
- PDM microphone
- Temperature sensor
- Two 4-digit 7-segment displays
- USB HID Host for mice, keyboards and memory sticks
- Pmod for XADC signals
- 12-bit VGA output

SERIAL PERIPHERAL INTERFACE

- The Serial Peripheral Interface bus (SPI) is a synchronous serial communication interface specification used for short distance communication, primarily in embedded systems. Typical applications include Secure Digital cards and liquid crystal displays.
- SPI devices communicate in full duplex mode using a master-slave architecture with a single master. The master device originates the frame for reading and writing. Multiple slave devices are supported through selection with individual slave select (SS) lines.




- The SPI bus specifies four logic signals:
 - SCLK: Serial Clock (output from master).
 - MOSI: Master Output Slave Input, or Master Out Slave In (data output from master).
 - MISO: Master Input Slave Output, or Master In Slave Out (data output from slave).
 - **SS**: Slave Select (often active low, output from master).

DATA TRANSMISSION:

- To begin communication, the bus master configures the clock, using a frequency supported by the slave device, typically up to a few MHz. The master then selects the slave device with a logic level 0 on the select line.
- During each SPI clock cycle, a full duplex data transmission occurs. The master sends a bit on the MOSI line and the slave reads it, while the slave sends a bit on the MISO line and the master reads it.
- Transmissions normally involve two shift registers of some given word size, such
 as eight bits, one in the master and one in the slave; they are connected in a
 virtual ring topology. Data is usually shifted out with the most-significant bit first,
 while shifting a new least-significant bit into the same register. At the same time,
 Data from the counterpart is shifted into the least-significant bit register. After the
 register bits have been shifted out and in, the master and slave have exchanged

- register values. If more data needs to be exchanged, the shift registers are reloaded and the process repeats.
- Transmission may continue for any number of clock cycles. When complete, the master stops toggling the clock signal, and typically deselects the slave.



SPI COMMAND SET:

Each command is expressed in abbreviation like GO_IDLE_STATE or CMD<n>,
 is the number of the command index and the value can be 0 to 63.

Command	Argument	Response	Data	Abbreviation	Description		
Index							
CMD0	None(0)	R1	No	GO_IDLE_STATE	Software reset.		
CMD1	None(0)	R1	No	SEND_OP_COND	Initiate initialization process.		
ACMD41(*1)	*2	R1	No	APP_SEND_OP_COND	For only SDC. Initiate initialization process.		
CMD8	*3	R7	No	SEND_IF_COND	For only SDC V2. Check voltage range.		
CMD9	None(0)	R1	Yes	SEND_CSD	Read CSD register.		
CMD10	None(0)	R1	Yes	SEND_CID	Read CID register.		
CMD12	None(0)	R1b	No	STOP_TRANSMISSION	Stop to read data.		
CMD16	Block	R1	No	SET_BLOCKLEN	Change R/W block size.		
	length[31:0]						
CMD17	Address[31:0]	R1	Yes	READ_SINGLE_BLOCK	Read a block.		
CMD18	Address[31:0]	R1	Yes	READ_MULTIPLE_BLOCK	Read multiple blocks.		
CMD23	Number of	R1	No	SET_BLOCK_COUNT	For only MMC. Define number of blocks to transfer		
	blocks[15:0]				with next multi-block read/write command.		
ACMD23(*1)	1	R1	No	SET_WR_BLOCK_ERASE_COUNT	For only SDC. Define number of blocks to pre-erase		
	blocks[22:0]				with next multi-block write command.		
CMD24	Address[31:0]	R1	Yes	WRITE_BLOCK	Write a block.		
CMD25	Address[31:0]	R1	Yes	WRITE_MULTIPLE_BLOCK	Write multiple blocks.		
CMD55(*1)	None(0)	R1	No	APP_CMD	Leading command of ACMD <n> command.</n>		
CMD58	None(0)	R3	No	READ_OCR	Read OCR.		
*1 · ACMDZnN me	*1:ACMDons means a command sequense of CMD55-CMDons.						

^{*1:}ACMD<n> means a command sequense of CMD55-CMD<n>.

^{*2:} Rsv(0)[31], HCS[30], Rsv(0)[29:0]

^{3:} Rsv(0)[31:12], Supply Voltage(1)[11:8], Check Pattern(0xAA)[7:0]




Figure 4-2: Card Initialization and Identification Flow (SD mode)

FAT32 SYSTEM


- FAT32 is a file system for storage devices (such as hard drives, USB drives and solid state drives) with 32-bit File Allocation Table.
- In the place of 2 bytes or 16 bits per FAT entry (as in FAT16) FAT32 uses 4 bytes or 32 bits.

FAT LAYOUT:

- First the *Boot sector* (at relative address 0), and possibly other stuff. Together these are the Reserved Sectors. Usually the boot sector is the only reserved sector.
- Then the *FATs* (following the reserved sectors; the number of reserved sectors is given in the boot sector, bytes 14-15; the length of a sector is found in the boot sector, bytes 11-12).
- Then the *Root Directory* (following the FATs; the number of FATs is given in the boot sector, byte 16; each FAT has a number of sectors given in the boot sector, bytes 22-23).
- Finally the *Data Area* (following the root directory; the number of root directory entries is given in the boot sector, bytes 17-18, and each directory entry takes 32 bytes; space is rounded up to entire sectors).

SD CARD

 The Secure Digital Memory Card(SDC) is the de facto standard memory card for mobile equipments. The pinout and interfacing of SD Card with Nexys 4 DDR is shown below:






Figure 21. Artix-7 microSD card connector interface (PIC24 connections not shown).

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity cpu is
    Port ( main_clock : in STD_LOGIC;
           seven_seg_a : out STD_LOGIC_VECTOR (7 downto 0);
           seven_seg_c : out STD_LOGIC_VECTOR (6 downto 0);
                     csm : out std_logic;
                     mosim : out std logic;
                     misom : in std_logic;
                     sclkm : out std logic;
                      sd_err_p : out std_logic;
                      sd_busy_p : out std_logic;
                      sd_error_code_p : out std_logic_vector(2 downto 0);
                      sd_type_p : out std_logic_vector(1 downto 0);
                      resetp : in std logic;
                      r_main_switch : in std_logic;
                      read_complete_led : out std_logic;
                     data_out_available_led : out std_logic;
                      read_byte_once : out std_logic := '0'
                      --cst : out std_logic
                     );
end cpu;
architecture rtl of cpu is
signal rdp : std_logic;
signal wrp : std_logic;
signal dm_inp : std_logic;
signal dinp : std_logic_vector(7 downto 0);
signal doutp : std_logic_vector(7 downto 0);
--signal clkp : std_logic;
signal card_present_m: std_logic := '1';
signal card wr p m: std logic := '0';
```

```
signal rdm d: std logic := '0';
signal dout avail d : std logic;
signal dout_taken_p : std_logic;
signal wr m d : std logic := '0';
signal din_valid_p : std_logic;
signal din_taken_d : std_logic;
signal addr_p : std_logic_vector (31 downto 0);
signal erase_cnt_d : std_logic_vector(7 downto 0);
signal sd_fsm_p : std_logic_vector(7 downto 0);
signal text : std_logic_vector(31 downto 0);
signal led_clk : std_logic;
signal clock rst : std logic;
signal temp : std_logic_vector(7 downto 0);
signal sd_clk : std_logic;
signal clk_r : std_logic;
signal we_r : std_logic; -- write enable signal
signal wadd_r : std_logic_vector(8 downto 0); -- write address to store the data into
signal radd r : std logic vector(8 downto 0); -- read address to read the data from
the ram
signal data in r : std logic vector(7 downto 0); -- input data to store into ram
signal data out r : std logic vector(7 downto 0); -- output data from memory
type s_main is (reset_main, init_main, read_main, read_main_wait, read_byte_wait,
read_byte, read_complete, display_txt, write_to_ram, finish, read_from_ram,
delay_state);
signal main_state : s_main;
signal return_state : s_main;
signal sector_no : std_logic_vector(31 downto 0);
signal sd_busy_ram : std_logic;
begin
      display: entity work.display_value
             PORT MAP(
             value_in => text,
             aout => temp,
             cout => seven_seg_c,
             led_refresh_clk => led_clk
      );
      clock_peripheral: entity work.clock
             PORT MAP(
             refclk => main clock,
             clk1 \Rightarrow clk r,
             clk2 => led clk,
             rst => clock_rst,
             clk3 \Rightarrow sd clk
      );
      seven seg a <= not temp;</pre>
```

```
--text(7 downto 0) <= sd fsm p(7 downto 0);
sd_controller_1: entity work.sd_controller
      PORT MAP (
      cs \Rightarrow csm,
      mosi =>mosim,
      miso => misom,
      sclk =>sclkm,
      card_present => card_present_m,
      card_write_prot => card_wr_p_m,
      rd => rdp,
      rd_multiple => rdm_d,
      dout => doutp,
      dout_avail => dout_avail_d,
      dout_taken => dout_taken_p,
      wr => wrp,
      wr_multiple =>wr_m_d,
      din => dinp,
      din valid => din valid p,
      din_taken => din_taken_d,
      addr => addr p,
      erase_count => erase_cnt_d,
      sd_error => sd_err_p,
       --sd_busy => sd_busy_p,
      sd_busy => sd_busy_ram,
      sd_error_code => sd_error_code_p,
      reset => resetp,
      clk => sd_clk,
      sd_type => sd_type_p,
      sd_fsm => sd_fsm_p
      );
      our_ram : entity work.ram
      PORT MAP(
      Clk => clk_r,
      we => we_r,
      wadd => wadd_r,
      radd => radd_r,
      data_in => data_in_r,
      data_out => data_out_r
);
main : process(main_clock)
variable byte_no : unsigned(8 downto 0) := to_unsigned(0, 9);
variable check_init : unsigned(7 downto 0);
variable ram_clk_cntr : unsigned(6 downto 0) := to_unsigned(0, 7);
variable delay : unsigned(15 downto 0) := to_unsigned(0, 16);
```

```
begin
if rising edge(main clock) then
if (r_main_switch = '1') then
main_state <= reset_main;</pre>
end if;
check_init := unsigned(sd_fsm_p(7 downto 0));
case main_state is
when reset_main =>
byte_no := to_unsigned(0, 9);
rdp <= '0';
read_complete_led <= '0';</pre>
main state <= init main;</pre>
text(15 downto 8) <= x"01";
when init_main =>
if check init = 17 then
main_state <= read_main_wait;</pre>
end if;
sector no <= x"00004100";
addr_p <= sector_no;</pre>
text(15 downto 8) <= x"02";
when read_main_wait =>
if (sd_busy_ram = '0') then
main_state <= read_main;</pre>
end if;
text(15 downto 8) <= x"03";
when read_main =>
dout_taken_p <= '0';</pre>
rdp <= '1';
main_state <= delay_state;</pre>
delay := to unsigned(10000, 16);
return_state <= read_byte_wait;</pre>
when read byte wait =>
dout_taken_p <= '0';</pre>
data_out_available_led <= dout_avail_d; --temp led</pre>
if(dout_avail_d = '1') then
main_state <= delay_state;</pre>
delay := to_unsigned(10000, 16);
return_state <= read_byte;</pre>
```

```
end if;
when read_byte =>
read_byte_once <= '1'; --temp led</pre>
data_in_r <= doutp;</pre>
if (byte_no = 1) then
text(31 downto 24) <= data_in_r;</pre>
elsif (byte_no = 2) then
text(23 downto 16) <= data_in_r;</pre>
elsif (byte_no = 3) then
text(15 downto 8) <= data in r;</pre>
elsif (byte_no = 4) then
text(7 downto 0) <= data_in_r;</pre>
end if;
dout_taken_p <= '1';</pre>
wadd_r <= std_logic_vector(byte_no);</pre>
return_state <= read_byte_wait;</pre>
main state <= delay state;</pre>
delay := to_unsigned(10000, 16);
ram clk cntr := to unsigned(0, 7);
byte no := byte no + 1;
--text(15 downto 8) <= x"06";
when read complete =>
read_complete_led <= '1';</pre>
--text(15 downto 8) <= x"07";
main_state <= display_txt;</pre>
when display_txt =>
radd_r <= std_logic_vector(byte_no);</pre>
return_state <= display_txt;</pre>
main_state <= read_from_ram;</pre>
ram_clk_cntr := to_unsigned(0, 7);
if (byte_no = 511) then
return_state <= finish;</pre>
end if;
when read from ram =>
if(ram clk cntr = 127) then
main_state <= return_state;</pre>
byte_no := byte_no + 1;
end if;
when write_to_ram =>
we_r <= '1';
```

```
ram_clk_cntr := ram_clk_cntr + 1;
if (ram_clk_cntr = 127) then
main_state <= return_state;</pre>
we_r <= '0';
end if;
if(byte_no = 511) then
we_r <= '0';
main_state <= read_complete;</pre>
byte_no := to_unsigned(0, 9);
end if;
when finish =>
when delay_state =>
if(delay = 0) then
main_state <= return_state;</pre>
end if;
delay := delay - 1;
end case;
end if;
--text(28 downto 20) <= std_logic_vector(byte_no(8 downto 0));</pre>
end process main;
```

end rtl;

```
7 segment display driver code
                          ______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity display_value is
    Port ( value_in : in STD_LOGIC_VECTOR (31 downto 0);
          aout : out STD_LOGIC_VECTOR (7 downto 0);
          cout : out STD LOGIC VECTOR (6 downto 0);
                     led_refresh_clk : in std_logic
end display value;
architecture rtl of display value is
      type led_state is (d0, d1, d2, d3, d4, d5, d6, d7);
      signal led_dig : led_state;
      --signal led_refresh_clk : std_logic;
      signal value_in_1 : STD_LOGIC_VECTOR (31 downto 0);
begin
--firstpart <= allparts(15 downto 8);</pre>
get_digits: process(value_in)
                         begin
                         value_in_1 <= value_in;</pre>
                         end process get_digits;
showin7seg : process(led_refresh_clk)
                         begin
                         if rising_edge(led_refresh_clk) then
                         case led dig is
                         when d0=>
                                aout <= "00000001";
                                case value_in_1(3 downto 0) is
                                      when "0000"=>
                                             cout <= "1000000";
```

when "0001"=>

```
cout <= "1111001";
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
             when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";</pre>
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d1;</pre>
when d1=>
      aout <= "00000010";
      case value_in_1(7 downto 4) is
             when "0000"=>
                    cout <= "1000000";
             when "0001"=>
                    cout <= "1111001";
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";</pre>
             when "0101"=>
```

```
cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d2;</pre>
when d2=>
      aout <= "00000100";
      case value_in_1(11 downto 8) is
             when "0000"=>
                    cout <= "1000000";
             when "0001"=>
                    cout <= "1111001";
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
             when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
```

```
cout <= "0010000";
              when "1010"=>
                    cout <= "0001000";
              when "1011"=>
                    cout <= "0000011";
              when "1100"=>
                    cout <= "1000110";
              when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";</pre>
              when "1111"=>
                    cout <= "0001110";
              when others=>
                    cout <= "0001000";
              end case;
       led_dig <= d3;</pre>
when d3=>
       aout <= "00001000";
       case value in 1(15 downto 12) is
              when "0000"=>
                    cout <= "1000000";
              when "0001"=>
                    cout <= "1111001";</pre>
              when "0010"=>
                    cout <= "0100100";
              when "0011"=>
                    cout <= "0110000";
              when "0100"=>
                    cout <= "0011001";</pre>
              when "0101"=>
                    cout <= "0010010";
              when "0110"=>
                    cout <= "0000010";
              when "0111"=>
                    cout <= "1111000";
              when "1000"=>
                    cout <= "0000000";
              when "1001"=>
                    cout <= "0010000";
              when "1010"=>
                    cout <= "0001000";
              when "1011"=>
                    cout <= "0000011";
              when "1100"=>
                    cout <= "1000110";
              when "1101"=>
```

```
cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d4;</pre>
when d4=>
      aout <= "00010000";
      case value_in_1(19 downto 16) is
             when "0000"=>
                    cout <= "1000000";
             when "0001"=>
                    cout <= "1111001";</pre>
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
             when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";</pre>
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
```

```
end case;
      led_dig <= d5;</pre>
when d5=>
      aout <= "00100000";
      case value_in_1(23 downto 20) is
             when "0000"=>
                    cout <= "1000000";
             when "0001"=>
                    cout <= "1111001";</pre>
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
             when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d6;</pre>
when d6=>
      aout <= "01000000";
      case value_in_1(27 downto 24) is
             when "0000"=>
                    cout <= "1000000";
```

```
cout <= "1111001";
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
             when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";</pre>
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d7;</pre>
when d7=>
      aout <= "10000000";
      case value_in_1(31 downto 28) is
             when "0000"=>
                    cout <= "1000000";
             when "0001"=>
                    cout <= "1111001";
             when "0010"=>
                    cout <= "0100100";
             when "0011"=>
                    cout <= "0110000";
             when "0100"=>
                    cout <= "0011001";
```

when "0001"=>

```
when "0101"=>
                    cout <= "0010010";
             when "0110"=>
                    cout <= "0000010";
             when "0111"=>
                    cout <= "1111000";
             when "1000"=>
                    cout <= "0000000";
             when "1001"=>
                    cout <= "0010000";
             when "1010"=>
                    cout <= "0001000";
             when "1011"=>
                    cout <= "0000011";
             when "1100"=>
                    cout <= "1000110";
             when "1101"=>
                    cout <= "0100001";
             when "1110"=>
                    cout <= "0000110";</pre>
             when "1111"=>
                    cout <= "0001110";
             when others=>
                    cout <= "0001000";
             end case;
      led_dig <= d0;</pre>
end case;
end if;
end process showin7seg;
```

end rtl;

```
Code for Clock peripheral in CPU
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity clock is
    Port ( refclk : in STD_LOGIC;
           clk1 : out STD_LOGIC;
           clk2 : out STD_LOGIC;
           clk3 : out STD LOGIC;
                      rst : in STD_LOGIC
           );
end clock;
architecture rtl of clock is
constant clk1_max : natural := 10; --10 MHz
constant clk2_max : natural := 100000; --100 Hz
constant clk3_max : natural := 10; --10 MHz
begin
clk_output : process(refclk, rst)
variable count1 : natural range 0 to clk1_max;
variable count2 : natural range 0 to clk2_max;
variable count3 : natural range 0 to clk3_max;
      begin
      if rst = '1' then
      count1 := 0;
             count2 := 0;
             count3 := 0;
      clk1 <= '0';
             clk2 <= '0';
             clk3 <= '0';
      elsif rising_edge(refclk) then
            if count1 < clk1_max/2 then</pre>
                count1 := count1 + 1;
                clk1 <= '0';
```

```
elsif count1 < clk1_max then</pre>
                 clk1 <= '1';
                 count1 := count1 + 1;
                 clk1 <= '0';
                 count1 := 0;
            end if;
                            if count2 < clk2_max/2 then</pre>
                 count2 := count2 + 1;
                 clk2 <= '0';
            elsif count2 < clk2_max then</pre>
                 clk2 <= '1';
                 count2 := count2 + 1;
             else
                 clk2 <= '0';
                 count2 := 0;
            end if;
                            if count3 < clk3_max/2 then</pre>
                 count3 := count3 + 1;
                 clk3 <= '0';
            elsif count3 < clk3_max then
                 clk3 <= '1';
                 count3 := count3 + 1;
                 clk3 <= '0';
                 count3 := 0;
            end if;
    end if;
end process clk_output;
end rtl;
```

```
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity ram is
Port ( Clk : in std_logic; -- processing clock
we : in std_logic; -- write enable signal
wadd : in std_logic_vector(8 downto 0); -- write address to store the data into ram
radd : in std_logic_vector(8 downto 0); -- read address to read the data from the ram
data_in : in std_logic_vector(7 downto 0); -- input data to store into ram
data_out : out std_logic_vector(7 downto 0)
); -- output data from memory
end ram;
architecture rtl of ram is
----- RAM declaration
type ram_1 is array(511 downto 0) of std_logic_vector(7 downto 0);
signal ram1_1 : ram_1;
----- Signal declaration
signal r_add : std_logic_vector(8 downto 0);
begin
process(Clk, we)
begin
if Clk'event and Clk = '1' then
if we = '1' then -- In this process writing the input data into ram
ram1_1(conv_integer(wadd)) <= data_in;</pre>
end if;
r_add <= radd;
end if;
end process;
data_out <= ram1_1(conv_integer(r_add)); -- Reading the data from RAM
end rtl;
```

```
Code for SD controller
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
-- sd_busy:
-- Inactive when the card can accept a Read or Write command
-- Goes active for the duration of the command, input address is latched at this time
-- Goes inactive when Rd or Wr is dropped, or when command is complete, whichever is
later
- -
-- sd_error:
-- Goes active immediately when an error is detected
-- Resets when RD or WR is raised for the next command (except for 110 or 111 status)
-- sd_error_code:
-- 000 No error (operation complete)
-- 001 SD Card R1 error (R1 bit 6-0)
-- 010 Read CRC error or Write Timeout error
-- 011 Data Response Token error (Token bit 3)
-- 100 Data Error Token error (Token bit 3-0)
-- 101 SD Card Write Protect switch
-- 110 Unusable SD card
-- 111 No SD card (no response from CMD0)
-- sd_type:
-- 00 No card
-- 01 SD V1
-- 10 SD V2
-- 11 SDHC
entity sd_controller is
generic (
     R1_TIMEOUT : integer := 10;
     WRITE TIMEOUT : integer range 0 to 999 := 500
port (
     cs : out std logic;
                                       -- To SD card
                                        -- To SD card
     mosi : out std_logic;
     miso : in std logic;
                                        -- From SD card
     sclk : out std_logic;
                                         -- To SD card
     card_present : in std_logic; -- From socket - can be fixed to '1' if no
switch is present
```

```
card write prot : in std logic; -- From socket - can be fixed to '0' if no
switch is present, or '1' to make a Read-Only interface
     rd : in std_logic;
                                    -- Trigger single block read
     rd_multiple : in std_logic; -- Trigger multiple block read
     dout_avail : out std_logic;
                                   -- Set when dout is valid
     dout_taken : in std_logic; -- Acknowledgement for dout
     wr : in std logic;
                                    -- Trigger single block write
     wr_multiple : in std_logic;
                                    -- Trigger multiple block write
     din : in std_logic_vector(7 downto 0); -- Data to SD card
     erase count : in std logic vector(7 downto 0); -- For wr multiple only
     sd error : out std logic; -- '1' if an error occurs, reset on next RD
or WR
     sd_busy : out std_logic; -- '0' if a RD or WR can be accepted
     sd error code : out std logic vector(2 downto 0); -- See above, 000=No error
     reset : in std_logic; -- System reset
     -- Optional debug outputs
     sd_type : out std_logic_vector(1 downto 0); -- Card status (see above)
     sd fsm : out std_logic_vector(7 downto 0) := "11111111" -- FSM state (see
block at end of file)
);
end sd_controller;
architecture rtl of sd_controller is
type states is (
     RST, RST2,
                                          -- Initial FSM resetting
     INIT,
                                               -- Send initial clock
pulses
                                               -- Send CMD0
     CMD0,
     CMD8, CMD8R1, CMD8B2, CMD8B3, CMD8B4, CMD8GOTB4, -- Send CMD8
     CMD55,
                                          -- Send CMD55
     CMD41,
                                          -- Send ACMD41
     POLL CMD,
                                          -- Wait for card initialised
     CMD58, CMD58R1, CMD58B2, CMD58B3, CMD58B4, -- Send CMD58
     CMD59, CMD59R1,
                                    -- Send CMD59
```

```
IDLE, IDLE2,
                                              -- wait for read or write pulse
      READ BLOCK,
                                                    -- Initiate Read command
      READ_MULTIPLE_BLOCK,
                                              -- Initiate Read Multiple command
      READ BLOCK R1, READ BLOCK WAIT CHECK, -- Wait for data to appear
                                              -- Receive bytes and output
      READ_BLOCK_DATA,
      READ_BLOCK_SKIP,
                                             -- Skip remaining data if read is
aborted
      READ_BLOCK_CRC,
                                              -- Receive CRC bytes
                                   -- Check final CRC=0
      READ_BLOCK_CHECK_CRC,
      READ BLOCK FINISH,
                                      -- Wait until RD drops
      READ MULTIPLE BLOCK STOP,
      READ MULTIPLE BLOCK STOP 2,
      SEND_RCV,
      SEND RCV CLK1,
      SEND CMD,
      SEND CMD 1,
      SEND_CMD_2,
      SEND CMD 3,
      SEND CMD 4,
      SEND CMD 5,
      SET ERASE COUNT CMD,
                                              -- Send Set Erase Count
      SET_ERASE_COUNT_CMD_2,
                                     -- Send ACMD23
      );
subtype t_error_code is std_logic_vector(2 downto 0);
constant ec_NoError : t_error_code := "000";
constant ec_R1Error : t_error_code := "001";
constant ec CRCError : t error code := "010";
constant ec_WriteTimeout : t_error_code := "010";
constant ec_DataRespError : t_error_code := "011";
constant ec DataError : t error code := "100";
constant ec_WPError : t_error_code := "101";
constant ec_SDError : t_error_code := "110";
constant ec_NoSDError : t_error_code := "111";
subtype t_card_type is std_logic_vector(1 downto 0);
constant ct None : t card type := "00";
constant ct_SDV1 : t_card_type := "01";
constant ct SDV2 : t card type := "10";
constant ct SDHC : t card type := "11";
constant R1 IDLE : integer := 0;
constant R1_ERASE_RESET : integer := 1;
constant R1_ILLEGALCOMMAND : integer := 2;
constant R1_COMMANDCRCERROR : integer := 3;
constant R1 ERASESEQUENCEERROR : integer := 4;
```

```
constant R1 ADDRESSERROR : integer := 5;
constant R1 PARAMETERERROR : integer := 6;
constant R1_ZERO : integer := 7;
constant OCR1 CCS : integer := 6;
signal state, new_state, return_state, new_return_state, sr_return_state,
new_sr_return_state : states := RST;
signal set_return_state, set_sr_return_state : boolean := false;
-- Output signals to SD Card
signal new_sclk : std_logic := '0';
signal sCs, new cs : std logic := '1';
-- Output signals to higher level
signal set davail : boolean := false;
signal sDavail : std_logic := '0';
signal transfer_data_out, new_transfer_data_out : boolean := false;
signal card_type, new_card_type : t_card_type := ct_None;
signal error, new error : std logic := '0';
signal error_code, new_error_code : t_error_code := ec_NoError;
signal new busy : std logic := '1';
signal sDin taken, new din taken : std logic := '0';
-- Shift registers
signal cmd_out, new_cmd_out : std_logic_vector(39 downto 0) := (others=>'1');
signal set_cmd_out : boolean := false;
signal data_in, new_data_in : std_logic_vector(7 downto 0);
signal new_crc7, crc7 : std_logic_vector(6 downto 0);
signal new_in_crc16, in_crc16 : std_logic_vector(15 downto 0);
signal new_out_crc16, out_crc16 : std_logic_vector(15 downto 0);
signal new_crcLow, crcLow : std_logic_vector(7 downto 0);
signal data_out, new_data_out : std_logic_vector(7 downto 0) := x"00";
signal address, new_address : std_logic_vector(31 downto 0);
signal wr_erase_count, new_wr_erase_count : std_logic_vector(7 downto 0);
signal set_address : boolean := false;
signal byte_counter, new_byte_counter : integer range 0 to 512 := 0;
signal set_byte_counter : boolean := false;
signal bit counter, new bit counter : integer range 0 to 160 := 0;
signal slow_clock, new_slow_clock : boolean := true;
signal clock divider, new clock divider : integer range 0 to slowClockDivider := 0;
signal multiple, new multiple : boolean := false;
signal skipFirstR1Byte, new_skipFirstR1Byte : boolean := false;
signal din latch : boolean := false;
signal last_din_valid : std_logic := '0';
begin
```

-- This process updates all the state variables from the values calculated

```
-- by the calcStateVariables process
updateStateVariables: process(clk)
begin
       if rising_edge(clk) then
              if (reset='1') then
                      state <= RST;</pre>
                      return_state <= RST;</pre>
                      sr_return_state <= RST;</pre>
                      cmd_out <= (others=>'1');
                      data_in <= (others=>'0');
                      dout <= (others=>'0');
                      address <= (others=>'0');
                      data_out <= (others=>'1');
                      card_type <= ct_None;</pre>
                      byte counter <= 0;
                      bit_counter <= 0;</pre>
                      crc7 <= (others => '0');
                      in_crc16 <= (others => '0');
                      out_crc16 <= (others => '0');
                      crcLow <= (others => '0');
                      error <= '1';
                      error code <= ec NoSDError;</pre>
                      sdAvail <= '0';</pre>
                      error <= '0';
                      slow_clock <= true;</pre>
                      clock_divider <= 0;</pre>
                      transfer_data_out <= false;</pre>
                      sCs <= '1';
                      sDin_taken <= '0';</pre>
                      wr_erase_count <= "00000001";</pre>
                      -- SD outputs
                      sclk <= '0';
                      cs <= '1';
                      mosi <= '1';
                      -- Interface outputs
                      sd_type <= "00";
                      sd_busy <= '1';
                      sd_error <= '1';</pre>
                      sd_error_code <= ec_NoSDError;</pre>
                      dout <= "00000000";
                      dout avail <= '0';</pre>
                      din taken <= '0';</pre>
                      multiple <= false;</pre>
                      skipFirstR1Byte <= false;</pre>
              else
                      -- State variables
                      state <= new_state;</pre>
```

```
if (set return state) then return state <=
new_return_state; end if;
                              if (set_sr_return_state) then sr_return_state <=</pre>
new sr return state; end if;
                              if (set_cmd_out) then cmd_out <= new_cmd_out; end if;</pre>
                              data_in <= new_data_in;</pre>
                              if (set_address) then address <= new_address; end if;</pre>
                              data_out <= new_data_out;</pre>
                              if (set_byte_counter) then byte_counter <=</pre>
new_byte_counter; end if;
                              bit_counter <= new_bit_counter;</pre>
                              error <= new_error;</pre>
                              error_code <= new_error_code;</pre>
                              card_type <= new_card_type;</pre>
                              slow_clock <= new_slow_clock;</pre>
                              clock_divider <= new_clock_divider;</pre>
                              crc7 <= new_crc7;</pre>
                              in_crc16 <= new_in_crc16;</pre>
                              out crc16 <= new out crc16;
                              crcLow <= new_crcLow;</pre>
                              transfer data out <= new transfer data out;</pre>
                              sCs <= new cs;
                              -- SD outputs
                              sclk <= new_sclk;</pre>
                              cs <= new cs;
                             mosi <= new_data_out(7);</pre>
                             wr_erase_count <= new_wr_erase_count;</pre>
                              -- Interface outputs
                              sd_type <= new_card_type;</pre>
                              sd_busy <= new_busy;</pre>
                              sd_error <= new_error;</pre>
                              sd_error_code <= new_error_code;</pre>
                              if set_davail then -- NB can't do this at the same cycle
as we set data_in
                                     sDavail <= '1';
                                     dout <= data_in;</pre>
                                     dout_avail <= '1';</pre>
                              elsif sDavail='1' and dout_taken='1' then
                                     sDavail <= '0';
                                     dout_avail <= '0';</pre>
                              end if;
                              multiple <= new multiple;</pre>
                              skipFirstR1Byte <= new_skipFirstR1Byte;</pre>
                              -- This latches the din_valid and generates din_latch and
din_taken
                              if din_valid='0' or (wr='0' and wr_multiple='0') then
```

```
-- Reset din latch when din valid is false, or no
write in progress
                                   sDin_taken <= '0';</pre>
                                   din taken <= '0';</pre>
                                   din_latch <= false;</pre>
                            elsif din valid='1' and last din valid='0' then
                                   -- Set din_latch on rising edge of din_valid
                                   sDin taken <= '0';
                                   din_taken <= '0';</pre>
                                   din latch <= true;</pre>
                            elsif din_latch and new_din_taken='1' then
                                   -- Reset din_latch when din_taken rises
                                   sDin taken <= '1';
                                   din_taken <= '1';</pre>
                                   din latch <= false;</pre>
                            end if;
                            last din valid <= din valid;</pre>
                     end if;
              end if;
    end process;
       -- This process calculates all of the state variables
       -- It should not generate any latches
       -- Some values are initialised to a fixed value, and overridden later (new X
<= '0')
       -- Some values are initialised to their current values (new X <= X)
       -- Some values are initialised to Don't Care (new_X <= '-')
       -- Updating of the latter values is under control of the set X signal
       calcStateVariables: process(miso,rd,rd_multiple,wr,wr_multiple,
              state, bit counter, card type, byte counter, data in, data out,
              address,addr,dout_taken,error,cmd_out,return_state,clock_divider,
              error_code,crc7,in_crc16,out_crc16,slow_clock,card_present,
       card_write_prot,SDin_Taken,sCS,transfer_data_out,din_valid,din,din_latch,
              crcLow,sDavail,sr return state,multiple,skipFirstR1Byte)
       constant WriteTimeoutCount : integer := clockRate/18000 * WRITE_TIMEOUT;
       begin
              assert(WriteTimeoutCount > 0) report "WriteTimeoutCount is 0" severity
failure;
              new state <= state;</pre>
              new return state <= RST;</pre>
              set return state <= false;</pre>
              new_sr_return_state <= RST;</pre>
              set sr return state <= false;</pre>
              new_bit_counter <= bit_counter;</pre>
              new card type <= card type;</pre>
              new_cmd_out <= (others=>'-');
              set cmd out <= false;</pre>
```

```
set byte counter <= false;</pre>
               new_data_in <= data_in;</pre>
               set davail <= false;</pre>
               new_din_taken <= sDin_taken;</pre>
               new_data_out <= data_out;</pre>
               new_address <= (others=>'-');
               set_address <= false;</pre>
               new_sclk <= '0';</pre>
               new cs <= sCs;
               new_error <= error;</pre>
               new error code <= error code;</pre>
               new busy <= '1';
               new_crc7 <= crc7;</pre>
               new in crc16 <= in crc16;</pre>
               new_out_crc16 <= out_crc16;</pre>
               new crcLow <= crcLow;</pre>
               new_slow_clock <= slow_clock;</pre>
               new clock divider <= clock divider;</pre>
               new_transfer_data_out <= transfer_data_out;</pre>
               new multiple <= multiple;</pre>
               new skipFirstR1Byte <= skipFirstR1Byte;</pre>
               new_wr_erase_count <= wr_erase_count;</pre>
               case state is
               when RST =>
                       -- Reset, including error codes
                       new_error_code <= ec_NoSDError;</pre>
                       new error <= '1';</pre>
                       new_state <= RST2;</pre>
               when RST2 =>
                       -- Reset, retaining error codes
                       new_card_type <= ct_None;</pre>
                       new_cs <= '1';
                       new_slow_clock <= true;</pre>
                       new_clock_divider <= slowClockDivider;</pre>
                       new byte counter <= 20; set byte counter <= true;</pre>
                       new_data_out <= "11111111";</pre>
                       new transfer data out <= false;</pre>
                       new_sr_return_state <= INIT; set_sr_return_state <= true;</pre>
                       if card_present='1' then
                       -- Wait for card present indication before attempting
initialisation
                               new_state <= SEND_RCV;</pre>
                       end if;
```

new byte counter <= byte counter;</pre>

```
when INIT =>
                      if byte counter=0 then
                             new_state <= CMD0;</pre>
                      else
                             new_state <= SEND_RCV;</pre>
                      end if;
              when CMD0 =>
                      -- Send CMD0
                      new cs <= '0';
                      new_address <= (others=>'0'); set_address <= true;</pre>
                      new_cmd_out <= x"4000000000"; set_cmd_out <= true;</pre>
                      new_return_state <= CMD8; set_return_state <= true;</pre>
                      new_state <= SEND_CMD;</pre>
              when CMD8 =>
                      -- Check CMD0 response and send CMD8 or Error
                      if data in="00000001" then
                             new cmd out <= x"48000001AA"; set cmd out <= true; --</pre>
Voltage is 1, Check pattern is AA
                             new return state <= CMD8R1; set return state <= true;</pre>
                             new state <= SEND CMD;</pre>
                      else
                             new_card_type <= ct_None;</pre>
                             new_error <= '1';</pre>
                             new_error_code <= ec_R1Error;</pre>
                             new_state <= RST2;</pre>
                      end if;
              when CMD8R1 =>
                      -- Check R1 response to CMD8
                      if data_in(R1_ILLEGALCOMMAND)='1' then -- Illegal command?
                             new_card_type <= ct_SDV1; -- Yes, must be SD1</pre>
                             new_state <= CMD55;</pre>
                      else
                             new_card_type <= ct_SDV2; -- No, could be SD2 (10) or SDHC</pre>
(11)
                             new_sr_return_state <= CMD8B2; set_sr_return_state <=</pre>
true;
                             new_state <= SEND_RCV;</pre>
                      end if;
              when CMD8B2 =>
                      -- Got first byte of CMD8 response
                      new_sr_return_state <= CMD8B3; set_sr_return_state <= true;</pre>
                      new_state <= SEND_RCV;</pre>
              when CMD8B3 =>
```

```
new sr return state <= CMD8B4; set sr return state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when CMD8B4 =>
                     -- Got third byte of CMD8 response
                     -- Check operating voltage
                     if data_in(3 downto 0) /= "0001" then
                             new_state <= RST;</pre>
                     end if;
                     -- Get byte 4 (check pattern)
                     new_sr_return_state <= CMD8GOTB4; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when CMD8GOTB4 =>
                     -- Got fourth byte of CMD8 response
                     -- Check pattern
                     if data_in = x"AA" then
                             new_state <= CMD55;</pre>
                     else
                             new state <= RST;</pre>
                     end if;
              when CMD55 =>
                     -- Send CMD55
                     new_return_state <= CMD41; set_return_state <= true;</pre>
                     new_cmd_out <= x"7700000000"; set_cmd_out <= true;</pre>
                     new_state <= SEND_CMD;</pre>
              when CMD41 =>
                     -- Send CMD41
                     new_return_state <= POLL_CMD; set_return_state <= true;</pre>
                     if card_type=ct_SDV1 then
                             new_cmd_out <= x"6900000000";</pre>
                     else
                             new_cmd_out <= x"6940000000";</pre>
                     end if;
                     set_cmd_out <= true;</pre>
                     new_state <= SEND_CMD;</pre>
              when POLL CMD =>
                     -- Poll until card ready, then send CMD58 or CMD59 depending on
type
                     if (data_in(R1_IDLE) = '0') then -- In idle state?
                             if (card_type=ct_SDV1) then
                                    new_state <= CMD59; -- SD1 ready now</pre>
                             else
                                    new state <= CMD58; -- SD2, SDHC determine
```

-- Got second byte of CMD8 response

```
end if;
                     else
                             new_state <= CMD55; -- Still in idle, repeat ACMD41</pre>
                     end if;
              when CMD58 =>
                     -- Send CMD58
                     new_return_state <= CMD58R1; set_return_state <= true;</pre>
                     new_cmd_out <= x"7A00000000"; set_cmd_out <= true;</pre>
                     new_state <= SEND_CMD;</pre>
              when CMD58R1 =>
                     -- Check R1 response to CMD58
                     if data_in(R1_ILLEGALCOMMAND)='1' then
                             -- Illegal command - not an SD card
                             new_card_type <= ct_None;</pre>
                             new_error_code <= ec_SDError;</pre>
                             new_error <= '1';</pre>
                            new state <= RST2;</pre>
                     else
                             -- Go fetch byte 1
                             new sr return state <= CMD58B2; set sr return state <=</pre>
true;
                             new_state <= SEND_RCV;</pre>
                     end if;
              when CMD58B2 =>
                     -- Check CCS: 0=SD2 1=SDHC
                     -- card_type already set to ct_SDV2 (10) in CMD8R1
                     if (data_in(OCR1_CCS)='1') then -- OCR(30) = CCS
                             new_card_type <= ct_SDHC; -- SDHC</pre>
                     end if;
                     -- Go fetch byte 2
                     new_sr_return_state <= CMD58B3; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when CMD58B3 =>
                     -- Fetch byte 3
                     new_sr_return_state <= CMD58B4; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when CMD58B4 =>
                     -- Fetch byte 4
                     new_sr_return_state <= CMD59; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when CMD59 =>
                     -- Send CMD59
```

```
new return state <= CMD59R1; set return state <= true;</pre>
                      new cmd out <= x"7B00000001"; set cmd out <= true; -- Enable CRC</pre>
                      new_state <= SEND_CMD;</pre>
              when CMD59R1 =>
                      -- Check reply from CMD59
                      if data_in/="00000000" then
                             new_state <= RST;</pre>
                      end if;
                      -- Don't enter IDLE until Rd and Wr are down
                      if (rd='0') and (wr='0') and (rd_multiple='0') and
(wr_multiple='0') then
                             new_error_code <= ec_NoError;</pre>
                             new_error <= '0';</pre>
                             new state <= IDLE;</pre>
                      end if;
              when IDLE =>
                      -- Generate 8 clocks when entering idle
                      new_slow_clock <= false; -- Can run at full speed now</pre>
                      new data out <= "11111111";</pre>
                      new bit counter <= 7;</pre>
                      new_transfer_data_out <= false;</pre>
                      new_sr_return_state <= IDLE2; set_sr_return_state <= true;</pre>
                      new_state <= SEND_RCV;</pre>
              when IDLE2 =>
                      -- Sits in this state when idle
                      if card_present='0' then
                             -- Card gone!
                             new_state <= RST;</pre>
                      elsif data_in=x"00" then
                             -- Card still busy
                             new_state <= IDLE;</pre>
                      elsif rd='1' then
                             -- Initiate Read
                             new cs <= '0';
                             new_error <= '0';</pre>
                             new_error_code <= ec_NoError;</pre>
                             new_address <= addr; set_address <= true;</pre>
                             new multiple <= false;</pre>
                             new state <= READ BLOCK;</pre>
                      elsif rd_multiple='1' then
                             -- Initiate Read Multiple
                             new_cs <= '0';
                             new error <= '0';</pre>
                             new_error_code <= ec_NoError;</pre>
                             new address <= addr; set address <= true;</pre>
```

```
new multiple <= true;</pre>
              new state <= READ MULTIPLE BLOCK;</pre>
       elsif wr='1' or wr_multiple='1' then
              -- Initiate Write or Write Multiple
              if card_write_prot='0' then
                      new_cs <= '0';
                      new_error <= '0';</pre>
                      new_error_code <= ec_NoError;</pre>
                      new_address <= addr; set_address <= true;</pre>
                      if wr='1' then
                             new_multiple <= false;</pre>
                             new_wr_erase_count <= "00000001";</pre>
                      else
                             new_multiple <= true;</pre>
                             new wr erase count <= erase count;</pre>
                      end if;
                      new_state <= SET_ERASE_COUNT_CMD;</pre>
              else
                      new error <= '1';</pre>
                      new_error_code <= ec_WPError;</pre>
              end if;
       else
               -- No command
              new cs <= '1';
              new_busy <= '0';</pre>
       end if;
when READ_BLOCK =>
       -- Basic Read command
       if card_type=ct_SDHC then
              -- SDHC: Use block address
              new_cmd_out <= x"51" & address(31 downto 0);</pre>
       else
               -- SDV1,2: Use byte address
              new_cmd_out <= x"51" & address(22 downto 0) & "000000000";</pre>
       end if;
       set_cmd_out <= true;</pre>
       new_return_state <= READ_BLOCK_R1; set_return_state <= true;</pre>
       new_state <= SEND_CMD;</pre>
when READ MULTIPLE BLOCK =>
       -- Read Multiple command
       if card_type=ct_SDHC then
              -- SDHC: Use block address
              new_cmd_out <= x"52" & address(31 downto 0);</pre>
       else
               -- SDV1,2: Use byte address
              new cmd out <= x"52" & address(22 downto 0) & "0000000000";</pre>
```

```
end if;
                     set cmd out <= true;</pre>
                     new_return_state <= READ_BLOCK_R1; set_return_state <= true;</pre>
                     new state <= SEND CMD;</pre>
              when READ BLOCK R1 =>
                     -- Get R1 response to Read or Read Multiple command
                     if data_in/="00000000" then -- Some error
                             new_error <= '1';</pre>
                             new_error_code <= ec_R1Error;</pre>
                             new_state <= READ_BLOCK_FINISH;</pre>
                     else
                             new_sr_return_state <= READ_BLOCK_WAIT_CHECK;</pre>
set_sr_return_state <= true;</pre>
                             new state <= SEND RCV;</pre>
                     end if;
              when READ_BLOCK_WAIT_CHECK =>
                     -- Wait for Read token, or Error token
                     new_in_crc16 <= (others=>'0');
                     if rd='0' and rd multiple='0' then
                             -- Abort transfer
                             new_state <= READ_BLOCK_FINISH; -- And then to IDLE</pre>
                     elsif (data in="11111110") then
                             new_transfer_data_out <= true;</pre>
                             new_byte_counter <= 512; set_byte_counter <= true;</pre>
                             new_sr_return_state <= READ_BLOCK_DATA;</pre>
set_sr_return_state <= true; -- Wait for dout_taken to drop</pre>
                             new_state <= SEND_RCV;</pre>
                     elsif (data in(7 downto 4)="0000") then
                             -- Check for error token 0000XXXX
                             -- Flag error and wait for RD to drop
                             new error <= '1';</pre>
                             new_error_code <= ec_DataError;</pre>
                             new_state <= READ_BLOCK_FINISH;</pre>
                     else
                             new_state <= SEND_RCV;</pre>
                     end if;
              when READ BLOCK DATA =>
                     -- Read a byte of data from the card
                     if rd='0' and rd multiple='0' then
                             -- Abort transfer
                             new state <= READ BLOCK SKIP; -- And then to IDLE
                     else
                             if byte counter=0 then
                                    new_transfer_data_out <= false;</pre>
                                    new sr return state <= READ BLOCK CRC;</pre>
```

```
set sr return state <= true;</pre>
                             end if;
                             new_state <= SEND_RCV;</pre>
                     end if;
              when READ BLOCK SKIP =>
                      -- Skip all remaining bytes without transferring them
                     new_transfer_data_out <= false;</pre>
                     if multiple then
                             -- Special stop mechanism for Read Multiple
                             new_state <= READ_MULTIPLE_BLOCK_STOP;</pre>
                     elsif (byte counter=0) then
                             -- After last byte, read the first CRC byte
                             new_sr_return_state <= READ_BLOCK_CRC; set_sr_return_state</pre>
<= true;
                             new_state <= SEND_RCV;</pre>
                     else
                             -- Keep skipping bytes
                             new_sr_return_state <= READ_BLOCK_SKIP;</pre>
set_sr_return_state <= true;</pre>
                             new state <= SEND RCV;</pre>
                     end if;
              when READ BLOCK CRC =>
                     -- Read second CRC byte
                     new_sr_return_state <= READ_BLOCK_CHECK_CRC; set_sr_return_state</pre>
<= true;
                     new_state <= SEND_RCV;</pre>
              when READ BLOCK CHECK CRC =>
                     -- After reading all the data and the two CRC bytes, the result
should be zero
                     if in crc16/="000000000000000" then
                             new_error <= '1';</pre>
                             new error code <= ec CRCError;</pre>
                             new_state <= READ_BLOCK_FINISH;</pre>
                     elsif multiple and rd multiple='1' then
                             -- Start looking for a further data block
                             new_sr_return_state <= READ_BLOCK_WAIT_CHECK;</pre>
set_sr_return_state <= true;</pre>
                             new state <= SEND RCV;</pre>
                     else
                             -- Transfer complete
                             new state <= READ BLOCK FINISH;</pre>
                     end if;
              when READ BLOCK FINISH =>
                     new transfer data out <= false;</pre>
```

```
-- Wait for RD to fall after last byte has been transferred
                      if (rd='0') and (rd multiple='0') then
                             if multiple then
                                    new state <= READ MULTIPLE BLOCK STOP;</pre>
                             else
                                    new_state <= IDLE;</pre>
                             end if;
                      end if;
              when READ_MULTIPLE_BLOCK_STOP =>
                      -- Send CMD12
                      new skipFirstR1Byte <= true;</pre>
                      new_return_state <= READ_MULTIPLE_BLOCK_STOP_2; set_return_state</pre>
<= true;
                      new_cmd_out <= x"4C00000000"; set_cmd_out <= true;</pre>
                      new_state <= SEND_CMD;</pre>
              when READ_MULTIPLE_BLOCK_STOP_2 =>
                      -- Check R1 and wait for not-busy when we get to IDLE
                      if data in/="00000000" then
                             new state <= RST;</pre>
                      else
                             if rd_multiple='0' then
                                    new_state <= IDLE;</pre>
                             end if;
                      end if;
              when SET_ERASE_COUNT_CMD =>
                      -- Send CMD55
                      new_return_state <= SET_ERASE_COUNT_CMD_2; set_return_state <=</pre>
true;
                      new_cmd_out <= x"7700000000"; set_cmd_out <= true;</pre>
                      new_state <= SEND_CMD;</pre>
              when SET ERASE COUNT CMD 2 =>
                      -- Send ACMD23
                      new_cmd_out <= x"57000000" & wr_erase_count;</pre>
                      if wr='1' then
                             new return state <= WRITE BLOCK CMD;</pre>
                      else
                             new return state <= WRITE MULTIPLE BLOCK CMD;</pre>
                      end if;
                      set_cmd_out <= true;</pre>
                      set return state <= true;</pre>
                      new_state <= SEND_CMD;</pre>
```

```
when SEND RCV =>
                    -- Send the byte in data_out while simultaneously receiving one
into data in
                    -- ** Must enter with bit_counter = 7 **
                    -- Update CRC7 and CRC16 from output stream
                    -- Update CRC16 from input stream
                    -- Decrement byte counter
                    -- Leave data_out as 11111111
                    -- Leave bit counter as 7 for next time
                    -- When we enter SPI Clock should be low, we set the output data,
wait half a cycle, raise
                    -- the clock, latch the input data, then wait a further half
cycle before dropping the clock
                    -- The output data (MOSI) follows data_out(7)
                    -- Clock is low, output data is set
                    if slow clock=false or clock divider=0 then
                           new_clock_divider <= slowClockDivider;</pre>
                           new sclk <= '1';</pre>
                           -- Update output CRCs
                           new_crc7 <= crc7(5 downto 3) & (crc7(2) xor crc7(6) xor</pre>
data out(7)) & crc7(1 downto 0) & (crc7(6) xor data out(7));
                           new_out_crc16 <= out_crc16(14 downto 12) & (data_out(7)</pre>
xor out_crc16(15) xor out_crc16(11)) & out_crc16(10 downto 5) &
                           (data_out(7) xor out_crc16(15) xor out_crc16(4)) &
out_crc16(3 downto 0) & (data_out(7) xor out_crc16(15));
                           -- Update input data
                           new_data_in <= data_in(6 downto 0) & miso;</pre>
                           -- Update input CRC
                           new_in_crc16 <= in_crc16(14 downto 12) & (miso xor</pre>
in_crc16(15) xor in_crc16(11)) & in_crc16(10 downto 5) &
                                  (miso xor in_crc16(15) xor in_crc16(4)) & in_crc16(3
downto 0) & (miso xor in_crc16(15));
                           new_state <= SEND_RCV_CLK1;</pre>
                    else
                           new_clock_divider <= clock_divider - 1;</pre>
                    end if;
             when SEND RCV CLK1 =>
                    if slow clock=false or clock divider=0 then
                           new_clock_divider <= slowClockDivider;</pre>
                           if (bit counter = 0) then
                                  -- Reception handling - if DAvail and DTaken are
down, transfer new byte into output register and raise DAvail
                                  if transfer data out then
                                         if (rd='1' or rd multiple='1') then
```

```
if sDavail='0' and dout taken='0' then
                                                             -- If we're ok to transfer data,
then do it
                                                             -- otherwise wait here until
dout_taken rises
                                                             set davail <= true;</pre>
                                                             new_byte_counter <= byte_counter</pre>
- 1; set_byte_counter <= true;</pre>
                                                             -- Next byte
                                                             new_bit_counter <= 7;</pre>
                                                             if byte_counter=1 then
                                                                    new_transfer_data_out <=</pre>
false;
                                                                    new_sr_return_state <=</pre>
READ BLOCK CRC;
                                                                     set_sr_return_state <=
true;
                                                             end if;
                                                             new_state <= SEND_RCV;</pre>
                                                     end if;
                                             else
                                                     -- Abort transfer
                                                     new_byte_counter <= byte_counter - 1;</pre>
set_byte_counter <= true;</pre>
                                                     -- Next byte
                                                     new_bit_counter <= 7;</pre>
                                                     if byte_counter=1 then
                                                             new_transfer_data_out <= false;</pre>
                                                             new_sr_return_state <=</pre>
READ_BLOCK_CRC;
                                                             set_sr_return_state <= true;</pre>
                                                     end if;
                                                     new_state <= SEND_RCV;</pre>
                                             end if;
                                      else
                                             new_bit_counter <= 7;</pre>
                                             new_state <= sr_return_state;</pre>
                                             new_byte_counter <= byte_counter - 1;</pre>
set_byte_counter <= true;</pre>
                                      end if;
                              else
                                      new_bit_counter <= bit_counter - 1;</pre>
                                      new_data_out <= data_out(6 downto 0) & '1';</pre>
                                      new_state <= SEND_RCV;</pre>
                              end if;
                      else
                              new_sclk <= '1';</pre>
                              new_clock_divider <= clock_divider - 1;</pre>
```


```
end if;
              when SEND_CMD =>
                     -- Send FF byte first
                     new_bit_counter <= 7;</pre>
                     new_data_out <= "11111111";</pre>
                     new_sr_return_state <= SEND_CMD_1; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when SEND_CMD_1 =>
                     -- Initialise CRC and byte counter
                     new_crc7 <= "0000000";</pre>
                     new_byte_counter <= 5; set_byte_counter <= true; -- 5 bytes are</pre>
CC NN NN NN NN
                     new state <= SEND CMD 2;</pre>
              when SEND CMD 2 =>
                     -- Send one byte of the command and parameter
                     if byte_counter=0 then
                             new_state <= SEND_CMD_3;</pre>
                     else
                             new data out <= cmd out(39 downto 32);</pre>
                             new_cmd_out <= cmd_out(31 downto 0) & x"FF"; set_cmd_out</pre>
<= true;
                             new_sr_return_state <= SEND_CMD_2; set_sr_return_state <=</pre>
true;
                             new_state <= SEND_RCV;</pre>
                     end if;
              when SEND CMD 3 =>
                     -- Send the CRC
                     new_data_out <= crc7 & '1';</pre>
                     new_sr_return_state <= SEND_CMD_4; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when SEND_CMD_4 =>
                     -- Receive the first byte, maybe R1
                     new_byte_counter <= R1_TIMEOUT; set_byte_counter <= true;</pre>
                     new_sr_return_state <= SEND_CMD_5; set_sr_return_state <= true;</pre>
                     new_state <= SEND_RCV;</pre>
              when SEND CMD 5 =>
                     -- Check for R1 response, receive another byte if not
                     if skipFirstR1Byte then
                             -- If doing a CMD12 then skip a byte before looking for R1
                             new skipFirstR1Byte <= false;</pre>
                             new_state <= SEND_RCV;</pre>
                     elsif data in(R1 ZERO)='0' then
```

```
new state <= return state;</pre>
                     else
                            if byte_counter=0 then
                                  new state <= RST2;</pre>
                                  new_card_type <= ct_None;</pre>
                                  new_error <= '1';</pre>
                                  new_error_code <= ec_NoSDError;</pre>
                            else
                                  new_state <= SEND_RCV; -- Will come back to</pre>
SEND_CMD_5
                            end if;
                     end if;
           end case;
       end process calcStateVariables;
       -- This calculates a debug output to determine the FSM state
       calcDebugOutputs: block
       begin
             with state select sd_fsm <=
                    x"00" when RST,
                     x"00" when RST2,
                     x"01" when INIT,
                     x"02" when CMD0,
                    x"03" when CMD8,
                     x"04" when CMD8R1,
                    x"04" when CMD8B2,
                     x"04" when CMD8B3,
                     x"04" when CMD8B4,
                     x"04" when CMD8GOTB4,
                    x"05" when CMD55,
                     x"06" when CMD41,
                     x"07" when POLL_CMD,
                    x"08" when CMD58,
                    x"08" when CMD58R1,
                     x"08" when CMD58B2,
                     x"08" when CMD58B3,
                     x"08" when CMD58B4,
                     x"09" when CMD59,
                     x"0A" when CMD59R1,
                     x"10" when IDLE,
                     x"11" when IDLE2,
                     x"20" when READ BLOCK,
                     x"20" when READ_MULTIPLE_BLOCK,
                     x"21" when READ_BLOCK_R1,
                     x"22" when READ_BLOCK_WAIT_CHECK,
                     x"23" when READ_BLOCK_DATA,
                    x"24" when READ_BLOCK_SKIP,
                     x"25" when READ_BLOCK_CRC,
```

```
x"26" when READ BLOCK CHECK CRC,
                    x"27" when READ BLOCK FINISH,
                   x"28" when READ_MULTIPLE_BLOCK_STOP,
                   x"29" when READ_MULTIPLE_BLOCK_STOP_2,
                   x"30" when SEND_RCV,
                   x"31" when SEND_RCV_CLK1,
                   x"32" when SEND_CMD,
                    x"33" when SEND_CMD_1,
                    x"34" when SEND_CMD_2,
                    x"35" when SEND_CMD_3,
                    x"36" when SEND_CMD_4,
                    x"37" when SEND_CMD_5,
                   x"40" when SET_ERASE_COUNT_CMD,
                    x"41" when SET_ERASE_COUNT_CMD_2,
                    x"42" when WRITE_BLOCK_CMD,
                   x"43" when WRITE_MULTIPLE_BLOCK_CMD,
                    x"44" when WRITE_BLOCK_INIT,
                    x"45" when WRITE_BLOCK_DATA,
                    x"46" when WRITE BLOCK DATA TOKEN,
                    x"47" when START_WRITE_BLOCK_DATA,
                    x"48" when WRITE BLOCK SEND CRC2,
                    x"49" when WRITE BLOCK GET RESPONSE,
                    x"4A" when WRITE_BLOCK_CHECK_RESPONSE,
                   x"4B" when WRITE_BLOCK_WAIT,
                    x"4C" when WRITE_BLOCK_ABORT,
                   x"4D" when WRITE_BLOCK_TERMINATE,
                    x"4E" when WRITE_BLOCK_FINISH
      end block calcDebugOutputs;
end rtl;
```

OUTPUT:

An image was stored in PNG format in the SD card. Using the winhex program the sector of storage of the image was found out. In SPI mode of communication the physical sector of the SD card is relevant.. This value is converted into 32 bit HEX value and coded into the FPGA. The screenshot of the hex editor has been included. We can see that the image named green.png is saved in the SD card. The sector number is 16,768 which is converted into hex as 0x4180 and hard coded into the program. The bit stream of the image is read from this sector of the SD card and stored into a RAM of the FPGA. The reading progress can be viewed and debugged using the 7-segment displays. The 7-seg display displays the states of the SD card and also the CPU. The error codes are displayed in the green LEDs. These show whether the SD card is inserted and the type of SD card. Once all the data has been stored in the RAM, it can



be accessed for further manipulation. For instance it can be read and the corresponding image can be displayed in a monitor through a VGA port. In our project the bit stream of the image has been displayed in the 7-seg displays. The first four bytes of data are displayed in 7 seg as 0xFFD8FFE0, which is confirmed to be correct from the hex editor.

