



EAST WEST UNIVERSITY

Course Title : Digital Logic Design
Course Code : CSE345
Section : (03)
Semester : Summer 2021

Project Report

Project Name: 4-bit Binary to Even Parity Code Converter.

Submitted To

Musharrat Khan
Senior Lecturer
Department of Computer Science and Engineering
East West University

Submitted By

Name: Md. Jannatul Haq
ID: 2018-1-60-224

Submission Date

12/09/2021


1. Problem Statement

A 4-bit code converter for even parity converts the 4-bit input to 5-bit output so that even parity is ensured.

2. Design Details

Truth Table:

ABCD	F
0000	0
0001	1
0010	1
0011	0
0100	1
0101	0
0110	0
0111	1
1000	1
1001	0
1010	0
1011	1
1100	0
1101	1
1110	1
1111	0



So,

$$\begin{aligned}
 F &= A'B'C'D + A'B'CD' + A'BC'D' + A'BCD + ABC'D + ABCD' + AB'C'D' + AB'CD \\
 &= A'B' (C'D + CD') + A'B (C'D' + CD) + AB (C'D + CD') + AB' (C'D' + CD) \\
 &= A'B' (C \text{ XOR } D) + A'B (C \text{ XNOR } D) + AB (C \text{ XOR } D) + AB' (C \text{ XNOR } D) \\
 &= (C \text{ XOR } D) (A'B' + AB) + (C \text{ XNOR } D) (A'B + AB') \\
 &= (C \text{ XOR } D) (A \text{ XNOR } B) + (C \text{ XNOR } D) (A \text{ XOR } B) \\
 &= (A \text{ XNOR } B) (C \text{ XOR } D) + (A \text{ XOR } B) (C \text{ XNOR } D) \\
 &= (A \text{ XOR } B)' (C \text{ XOR } D) + (A \text{ XOR } B) (C \text{ XOR } D)'
 \end{aligned}$$

Assuming,

$$x = (A \text{ XOR } B),$$

$$y = (C \text{ XOR } D)$$


So,

$$F = x'y + xy'$$

$$= x \text{ XOR } y$$

$$= (A \text{ XOR } B) \text{ XOR } (C \text{ XOR } D)$$

3. Circuit Diagram:




4. Structural and Behavioral Verilog Code and Simulation

Results:

Structural Verilog Code:

```
module evenParity(input A,B,C,D, output F);  
  wire w1,w2;  
  xor g1(w1,A,B),  
    g2(w2,C,D);  
  xor g3(F,w1,w2);  
endmodule
```

Simulation Result:



Procedural Model:

```
module evenParity(input A, B, C, D, output reg F);
```

```
always @(A, B, C, D)begin
```

```
  F=0;
```

```
  if(~A&~B&~C&D) F=1;
```

```
  if(~A&~B&C&~D) F=1;
```

```
  if(~A&B&~C&~D) F=1;
```

```
  if(~A&B&C&D) F=1;
```

```
  if(A&B&~C&D) F=1;
```

```
  if(A&B&C&~D) F=1;
```


```
  if(A&~B&~C&~D) F=1;
```

```
  if(A&~B&C&D) F=1;
```

```
end
```

```
endmodule
```

Simulation Result:



Continuous Assign Statement:

```
module evenParity(input A,B,C,D, output F);
```

```
assign
```

```
F=(~A&~B&~C&D) | (~A&~B&C&~D) | (~A&B&~C&~D) | (~A&  
B&C&D) | (A&B&~C&D) | (A&B&C&~D) | (A&~B&~C  
&~D) | (A&~B&C&D);
```

```
endmodule
```

Simulation Result:

