

Lectures 26-27: Classical Quantum Computation

CS 401: Quantum Computing
Dr. Kell, Spring 2023

Classical Computation on Quantum Computer?

So far: we've seen for certain problems:



Quantum Computation



Classical Computation

Examples

Quantum Teleportation

Quantum CHSH Strategy

Deutsch-Jozsa

Classical Computation on Quantum Computer?

So far: we've seen for certain problems:




Quantum Computation




Classical Computation

Examples



Classical Computation on Quantum Computer?

So far: we've seen for certain problems:




Quantum Computation

>



Classical Computation


Natural Question: Is this true for all problems?



≧




Examples



Classical Computation on Quantum Computer?

So far: we've seen for certain problems:




Quantum Computation

>



Classical Computation



≥



Examples

Quantum Teleportation



Quantum CHSH Strategy

Deutsch-Jozsa

Classically Impossible Information Transfer

- Are all Turing computable problems also solvable by a quantum computer?

In other words:



Classical Computation on Quantum Computer?

So far: we've seen for certain problems:



Quantum Computation

>



Classical Computation

Natural Question: Is this true for all problems?



≧



In other words:

- Are all Turing computable problems also solvable by a quantum computer?

Quantum Teleportation

teleport
alice
bob
teleport result
alice result

Quantum CHSH Strategy

$y=0$
 $x=0$
 $y=1$
 $x=1$
 $|r_1\rangle$
 $|1\rangle$
 \hat{r}_1
 $|+\rangle$
 $|r_0\rangle$
 $|0\rangle$
 \hat{r}_0
 $|-\rangle$
 θ



Deutsch-Jozsa

$|0^{\otimes n}\rangle$
 $|1\rangle$
 $H^{\otimes n}$
 x
 U_f
 y
 $y \oplus f(x)$
 $H^{\otimes n}$
 1
 2
 3


Classically Impossible Information Transfer

Faster algorithm

- Can all poly-time solvable problems also be solved on a QC in poly-time?



Solves problem in time T



Can solve same problem in $O(T)$ time.

Classical Computation on Quantum Computer?

So far: we've seen for certain problems:



Quantum Computation

>



Classical Computation


Natural Question: Is this true for all problems?



≧






Examples



In other words:


- Are all Turing computable problems also solvable by a quantum computer?



- Can all poly-time solvable problems also be solved on a QC in poly-time?



Solves problem in time T




Can solve same problem in $O(T)$ time.

Answer: Yes! (goal of today's lecture is to see how)


Step 1: Universal Classical Logic Gate



Leibnitz (1705)



Boole (1847)



Arithmetic/Logic/Computation




Annulment $A \wedge 0 = 0$ $A \vee 1 = 1$	Complement $A \vee \neg A = 1$ $A \wedge \neg A = 0$	Associative $(A \vee B) \vee C = A \vee (B \vee C)$ $(A \wedge B) \wedge C = A \wedge (B \wedge C)$
Identity $A \wedge 1 = A$ $A \vee 0 = A$	Double Negation $\neg(\neg A) = A$	Commutative $A \vee B = B \vee A$ $A \wedge B = B \wedge A$
Idempotent $A \vee A = A$ $A \wedge A = A$	De Morgan's $\neg(A \wedge B) = \neg A \vee \neg B$ $\neg(A \vee B) = \neg A \wedge \neg B$	Distributive $A \wedge (B \vee C) = (A \wedge B) \vee (A \wedge C)$ $A \vee (B \wedge C) = (A \vee B) \wedge (A \vee C)$
		Absorptive $A \vee (A \wedge B) = A$ $A \wedge (A \vee B) = A$

Boolean Algebra


Step 1: Universal Classical Logic Gate



Leibnitz (1705)




Boole (1847)




Arithmetic/Logic/Computation

Annulment $A \wedge 0 = 0$ $A \vee 1 = 1$	Complement $A \vee \neg A = 1$ $A \wedge \neg A = 0$	Associative $(A \vee B) \vee C = A \vee (B \vee C)$ $(A \wedge B) \wedge C = A \wedge (B \wedge C)$
Identity $A \wedge 1 = A$ $A \vee 0 = A$	Double Negation $\neg(\neg A) = A$	Commutative $A \vee B = B \vee A$ $A \wedge B = B \wedge A$
Idempotent $A \vee A = A$ $A \wedge A = A$	De Morgan's $\neg(A \wedge B) = \neg A \vee \neg B$ $\neg(A \vee B) = \neg A \wedge \neg B$	Distributive $A \wedge (B \vee C) = (A \wedge B) \vee (A \wedge C)$ $A \vee (B \wedge C) = (A \vee B) \wedge (A \vee C)$
		Absorptive $A \vee (A \wedge B) = A$ $A \wedge (A \vee B) = A$

Boolean Algebra



Logic Gates




Shannon (1936)


Step 1: Universal Classical Logic Gate



Leibnitz (1705)




Boole (1847)




Arithmetic/Logic/Computation

Annulment $A \wedge 0 = 0$ $A \vee 1 = 1$	Complement $A \vee \neg A = 1$ $A \wedge \neg A = 0$	Associative $(A \vee B) \vee C = A \vee (B \vee C)$ $(A \wedge B) \wedge C = A \wedge (B \wedge C)$
Identity $A \wedge 1 = A$ $A \vee 0 = A$	Double Negation $\neg(\neg A) = A$	Commutative $A \vee B = B \vee A$ $A \wedge B = B \wedge A$
Idempotent $A \vee A = A$ $A \wedge A = A$	De Morgan's $\neg(A \wedge B) = \neg A \vee \neg B$ $\neg(A \vee B) = \neg A \wedge \neg B$	Distributive $A \wedge (B \vee C) = (A \wedge B) \vee (A \wedge C)$ $A \vee (B \wedge C) = (A \vee B) \wedge (A \vee C)$
Absorptive $A \vee (A \wedge B) = A$ $A \wedge (A \vee B) = A$		






Boolean Algebra



Logic Gates




Shannon (1936)

NOT	AND	OR	XOR	NAND																																																																													
																																																																																	
<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>Q</td></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	Output	A	Q	0	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><td>A</td><td>B</td><td>Q</td></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	
Input	Output																																																																																
A	Q																																																																																
0	1																																																																																
1	0																																																																																
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	0																																																																															
1	0	0																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	1																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															


Step 1: Universal Classical Logic Gate



Leibnitz (1705)




Boole (1847)




Arithmetic/Logic/Computation

Annulment $A \wedge 0 = 0$ $A \vee 1 = 1$	Complement $A \vee \neg A = 1$ $A \wedge \neg A = 0$	Associative $(A \vee B) \vee C = A \vee (B \vee C)$ $(A \wedge B) \wedge C = A \wedge (B \wedge C)$
Identity $A \wedge 1 = A$ $A \vee 0 = A$	Double Negation $\neg(\neg A) = A$	Commutative $A \vee B = B \vee A$ $A \wedge B = B \wedge A$
Idempotent $A \vee A = A$ $A \wedge A = A$	De Morgan's $\neg(A \wedge B) = \neg A \vee \neg B$ $\neg(A \vee B) = \neg A \wedge \neg B$	Distributive $A \wedge (B \vee C) = (A \wedge B) \vee (A \wedge C)$ $A \vee (B \wedge C) = (A \vee B) \wedge (A \vee C)$
Absorptive $A \vee (A \wedge B) = A$ $A \wedge (A \vee B) = A$		






Boolean Algebra



Logic Gates



Shannon (1936)

NOT	AND	OR	XOR	NAND																																																																													
																																																																																	
<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>Q</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	Output	A	Q	0	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0	
Input	Output																																																																																
A	Q																																																																																
0	1																																																																																
1	0																																																																																
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	0																																																																															
1	0	0																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	1																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															




Universal Gate: all other gates can be expressed using NANDs


Step 1: Universal Classical Logic Gate



Leibnitz (1705)




Boole (1847)




Arithmetic/Logic/Computation

Annulment $A \wedge 0 = 0$ $A \vee 1 = 1$	Complement $A \vee \neg A = 1$ $A \wedge \neg A = 0$	Associative $(A \vee B) \vee C = A \vee (B \vee C)$ $(A \wedge B) \wedge C = A \wedge (B \wedge C)$
Identity $A \wedge 1 = A$ $A \vee 0 = A$	Double Negation $\neg(\neg A) = A$	Commutative $A \vee B = B \vee A$ $A \wedge B = B \wedge A$
Idempotent $A \vee A = A$ $A \wedge A = A$	De Morgan's $\neg(A \wedge B) = \neg A \vee \neg B$ $\neg(A \vee B) = \neg A \wedge \neg B$	Distributive $A \wedge (B \vee C) = (A \wedge B) \vee (A \wedge C)$ $A \vee (B \wedge C) = (A \vee B) \wedge (A \vee C)$
		Absorptive $A \vee (A \wedge B) = A$ $A \wedge (A \vee B) = A$












Boolean Algebra



Logic Gates




Shannon (1936)

NOT	AND	OR	XOR	NAND	Practice Exercise																																																																												
					<p>Show that NOT, AND, OR, can XOR can be implemented using only NAND gates.</p>  <p>(permitting you can 'fan out' wires)</p>																																																																												
<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>Q</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	Input	Output	A	Q		0	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	Input	Output	A	B	Q	0	0	1	0	1	1	1	0	1	1	1	0
Input	Output																																																																																
A	Q																																																																																
0	1																																																																																
1	0																																																																																
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	0																																																																															
1	0	0																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	1																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	0																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															
Input	Output																																																																																
A	B	Q																																																																															
0	0	1																																																																															
0	1	1																																																																															
1	0	1																																																																															
1	1	0																																																																															
																																																																																	





Universal Gate: all other gates can be expressed using NANDs

Solutions

NAND




Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0







NOT	AND	OR	XOR																																																															
<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>Q</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table></div>	Input		Output	A	Q	0	1	1	0	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0
Input		Output																																																																
A	Q																																																																	
0	1																																																																	
1	0																																																																	
Input		Output																																																																
A	B	Q																																																																
0	0	0																																																																
0	1	0																																																																
1	0	0																																																																
1	1	1																																																																
Input		Output																																																																
A	B	Q																																																																
0	0	0																																																																
0	1	1																																																																
1	0	1																																																																
1	1	1																																																																
Input		Output																																																																
A	B	Q																																																																
0	0	0																																																																
0	1	1																																																																
1	0	1																																																																
1	1	0																																																																

Solutions

NAND



Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

NOT	AND	OR	XOR																																																														
<div><table><tr><th>Input</th><th>Output</th></tr><tr><th>A</th><th>Q</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table><div></div><div></div></div>	Input	Output	A	Q	0	1	1	0	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	0	1	0	0	1	1	1	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	1	<div><table><tr><th colspan="2">Input</th><th>Output</th></tr><tr><th>A</th><th>B</th><th>Q</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table></div>	Input		Output	A	B	Q	0	0	0	0	1	1	1	0	1	1	1	0
Input	Output																																																																
A	Q																																																																
0	1																																																																
1	0																																																																
Input		Output																																																															
A	B	Q																																																															
0	0	0																																																															
0	1	0																																																															
1	0	0																																																															
1	1	1																																																															
Input		Output																																																															
A	B	Q																																																															
0	0	0																																																															
0	1	1																																																															
1	0	1																																																															
1	1	1																																																															
Input		Output																																																															
A	B	Q																																																															
0	0	0																																																															
0	1	1																																																															
1	0	1																																																															
1	1	0																																																															


Solutions

NAND



Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

NOT



Input	Output
A	Q
0	1
1	0




AND



Input		Output
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOT (A NAND B)



OR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

XOR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0


Solutions

NAND



Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

NOT



Input	Output
A	Q
0	1
1	0




AND



Input		Output
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOT (A NAND B)




OR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

(NOT A) NAND (NOT B)
(De Morgan's Law)



XOR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

Solutions

NAND



Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

NOT



Input	Output
A	Q
0	1
1	0




AND



Input		Output
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOT (A NAND B)




OR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

(NOT A) NAND (NOT B)
(De Morgan's Law)




XOR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

(A NAND B) AND (A OR B)




Solutions

NAND



Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0



Input	Output
A	Q
0	1
1	0




AND



Input		Output
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOT (A NAND B)




OR



Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

(NOT A) NAND (NOT B)
(De Morgan's Law)




XOR




Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0



(A NAND B) AND (A OR B)



fewer NANDs:




Solutions





Step 2: Quantum Gate Implementing NAND

Inputs			Outputs		
a	b	c	a'	b'	c'
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0




Toffoli Gate

Solutions



Step 2: Quantum Gate Implementing NAND

Inputs			Outputs		
a	b	c	a'	b'	c'
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0




Toffoli Gate

$$\begin{bmatrix}
 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0
 \end{bmatrix}$$

Unitary Matrix


Solutions

NAND




Input		Output
A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0


NOT



Input	Output
A	Q
0	1
1	0




AND




Input		Output
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

NOT (A NAND B)




OR




Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	1

(NOT A) NAND (NOT B)
(De Morgan's Law)




XOR




Input		Output
A	B	Q
0	0	0
0	1	1
1	0	1
1	1	0

(A NAND B) AND (A OR B)




fewer NANDs:



Step 2: Quantum Gate Implementing NAND

Inputs			Outputs		
a	b	c	a'	b'	c'
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0






Toffoli Gate

1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	1
0	0	0	0	0	0	1	0



Unitary Matrix

Implementing NAND with Toffoli






Solutions



Step 2: Quantum Gate Implementing NAND


Inputs			Outputs		
a	b	c	a'	b'	c'
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	1
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	1	1	1
1	1	1	1	1	0



Toffoli Gate


$$\begin{bmatrix}
 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \\
 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 1 & 0 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 1 & 0 & 0 \\
 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 \\
 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0
 \end{bmatrix}$$

Unitary Matrix



Quantum Half Adder


Circuit for Adding Two Bits Together




Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Practice Exercise

Implement a half adder circuit in Qiskit using Toffoli Gates.



NOT	AND	OR	XOR
 Input: A Output: Q Truth Table: A Q 0 1 1 0	 Input: A, B Output: Q Truth Table: A B Q 0 0 0 0 1 0 1 0 0 1 1 1	 Input: A, B Output: Q Truth Table: A B Q 0 0 0 0 1 1 1 0 1 1 1 1	 Input: A, B Output: Q Truth Table: A B Q 0 0 0 0 1 1 1 0 1 1 1 0
		 <small>(NOT A) NAND (NOT B) (De Morgan's Law)</small>	 <small>(A NAND B) AND (A OR B) fewer NANDs:</small>




```
circ.ccx(control1, control2, target)
```

Starter code in 3-24_quantum_half_adder.ipynb


Solutions in 3-24_quantum_half_adder_solutions.ipynb

Fanouts and Direct implementation of NOT and XOR

Fanout using Toffoli?




**Don't really need to use NAND
conversion for NOT and XOR gates...**




Fanouts and Direct implementation of NOT and XOR


Fanout using Toffoli?




Don't really need to use NAND conversion for NOT and XOR gates...




Fanout can be implemented as...



NOT can be implemented as...




XOR can be implemented as...




Fanouts and Direct implementation of NOT and XOR


Fanout using Toffoli?




Don't really need to use NAND conversion for NOT and XOR gates...




Fanout can be implemented as...



NOT can be implemented as...




XOR can be implemented as...




Fanouts and Direct implementation of NOT and XOR


Fanout using Toffoli?




Don't really need to use NAND conversion for NOT and XOR gates...



Fanout can be implemented as...




NOT can be implemented as...




X gate

XOR can be implemented as...




Fanouts and Direct implementation of NOT and XOR


Fanout using Toffoli?




Don't really need to use NAND conversion for NOT and XOR gates...



Fanout can be implemented as...




NOT can be implemented as...



X gate

XOR can be implemented as...



CX gate