

IMSAI 8080 Configuration Switch Settings

This is a draft document, please report errors, typos etc. on the forum (doc ver V4.1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	NVS_BANK_ROM	NVS_BOOT_ROM	NVS_BOOT_ROM	NVS_BOOT_ROM	NVS_UNLIMITED	NVS_4MHZ	NVS_NO_UNDOC	NVS_Z80	NVS_IF_STA	NVS_LOG_LEVEL	NVS_LOG_LEVEL	NVS_POST
Up →	N/A	N/A	N/A	ROM at START ADDR	ROM #	ROM #	ROM #	CPU speed from bit 6	2MHz	Allow undoc op. codes	8080 CPU	Access Point (AP)	Boot Messages	Boot Messages	Disabled
← Down	N/A	N/A	N/A	ROM at ADDR 0000H	ROM #	ROM #	ROM #	Unlimited CPU speed	4MHz	No undoc op. codes	Z-80 CPU	Station Mode (STA)	Boot Messages	Boot Messages	Enabled
← Down	N/A	N/A	N/A	Up →	ROM #	ROM #	ROM #	Up →	4MHz	No undoc op. codes	Z-80 CPU	Up →	Boot Messages	Boot Messages	Enabled
← Down	N/A	N/A	N/A	Up →	ROM #	ROM #	ROM #	Up →	4MHz	No undoc op. codes	Z-80 CPU	Up →	Boot Messages	Boot Messages	Enabled

↑	↑	Informational Boot Messages
↑	↓	Warning Boot Messages
↓	↑	Error Boot Messages
↓	↓	No Boot Messages

ROM 7 @ 0000H	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	Z-80 + Unlimited CPU Speed + Undoc OpCodes
ROM 6 @ 0000H	↑	↑	↑	↑	↓	↑	↓	↑	↓	↑	↓	↑	↓	↑	↓	Z-80 + Unlimited CPU Speed + Undoc OpCodes
ROM 5 @ 0000H	↑	↑	↑	↓	↑	↓	↑	↓	↑	↓	↑	↓	↑	↓	↑	Z-80 + 4MHz CPU Speed + Undoc OpCodes
ROM 4 @ 0000H	↑	↑	↓	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	Z-80 + 2MHz CPU Speed + Undoc OpCodes
ROM 3 @ 0000H	↑	↓	↑	↑	↑	↑	↑	↑	↑	↑	↓	↑	↑	↑	↑	8080 + Unlimited CPU Speed + Undoc OpCodes
ROM 2 @ 0000H	↑	↓	↑	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	8080 + Unlimited CPU Speed + Undoc OpCodes
ROM 1 @ 0000H	↑	↓	↓	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	8080 + 4MHz CPU Speed + Undoc OpCodes
No ROM Mapped	↑	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	8080 + 2MHz CPU Speed + Undoc OpCodes
ROM 7 @ ROM ADDR	↓	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	Z-80 + Unlimited CPU Speed + No Undoc OpCodes
ROM 6 @ ROM ADDR	↓	↑	↑	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	Z-80 + Unlimited CPU Speed + No Undoc OpCodes
ROM 5 @ ROM ADDR	↓	↑	↓	↑	↓	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	Z-80 + 4MHz CPU Speed + No Undoc OpCodes
ROM 4 @ ROM ADDR	↓	↑	↓	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	Z-80 + 2MHz CPU Speed + No Undoc OpCodes
ROM 3 @ ROM ADDR	↓	↓	↑	↑	↑	↑	↑	↑	↑	↑	↓	↑	↑	↑	↑	8080 + Unlimited CPU Speed + No Undoc OpCodes
ROM 2 @ ROM ADDR	↓	↓	↑	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	8080 + Unlimited CPU Speed + No Undoc OpCodes
ROM 1 @ ROM ADDR	↓	↓	↓	↓	↑	↓	↓	↑	↓	↑	↓	↑	↓	↑	↓	8080 + 4MHz CPU Speed + No Undoc OpCodes
No ROM Mapped	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	8080 + 2MHz CPU Speed + No Undoc OpCodes

IMSAI 8080 Configuration Switch Example Settings

This is a draft document, please report errors, typos etc. on the forum (doc ver V4)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
N/A	N/A	N/A	N/A	ROM @ ADDR 0000H	ROM #	ROM #	ROM #	Unlimited CPU speed	4MHz	No undoc op. codes	Z-80 CPU	Station Mode (STA)	Boot Messages	Boot Messages	POST Enabled
N/A	N/A	N/A	N/A	ROM at START ADDR	ROM #	ROM #	ROM #	CPU speed from bit 6	2MHz	Allow undoc op. codes	8080 CPU	Access Point (AP)	Boot Messages	Boot Messages	POST Disabled

Factory Default																ROM 1 @ Address 0000H/D800H + 4MHz + Undocumented Opcodes + Z80 + AP Mode + No Error + No POST ROM1=mpu-a-rom.hex ROM2=mpu-a-vio-rom.hex
CP/M 2.2 ROM																ROM 1 @ Address 0000H/D800H + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST ROM1=mpu-a-rom.hex
CP/M vio ROM																ROM 2 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST ROM2=mpu-a-vio-rom.hex
XYBASIC																ROM 5 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST ROM5=xybasic.hex
8K MBASIC 1.4																ROM 4 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST ROM4=basic8k.hex
4K BASIC																ROM 3 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST ROM3=basic4k.hex
No ROM Z-80																No ROM + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST
No ROM 8080																No ROM + 2MHz + No Undocumented Opcodes + 8080 + STA Mode + No Error + No POST
ROM 7																ROM 7 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST
ROM 6																ROM 6 @ ROM Address + 4MHz + Undocumented Opcodes + Z80 + STA Mode + No Error + No POST