


Main Topics



File Structure



API

```
/* NVIC for USART */
 HAL_NVIC_SetPriority(UART4_IRQn, 0, 1);
 HAL_NVIC_EnableIRQ(UART4_IRQn);
#define NVIC_EnableIRQ
                             __NVIC_EnableIRQ
UART4_IRQn
                    = 52, /*!< UART4 global Interrupt
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 /* Check the parameters */
 assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 /* Enable interrupt */
 NVIC_EnableIRQ(IRQn);
```

API

in file stm32l4xx_hal.c

```
* @brief This function provides minimum delay (in milliseconds) based
      on variable incremented.
 * @note In the default implementation, SysTick timer is the source of
time base.
      It is used to generate interrupts at regular time intervals where
uwTick
     is incremented.
 * @note This function is declared as __weak to be overwritten in case
of other
     implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
       weak void HAL_Delay(uint32_t Delay)
     // get tickcount
      weak uint32 † HAL GetTick(void)
     return uwTick;
```

Enable Interrupt

```
/**
 \brief Enable Interrupt
 \details Enables a device specific interrupt in the NVIC interrupt
controller.
 \param [in]
              IRQn Device specific interrupt number.
 \note IRQn must not be negative.
*/
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
      if ((int32_t)(IRQn) >= 0)
       NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL <<
     (((uint32_t)IRQn) & 0x1FUL));
```

InterruptPriority


```
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 /* Check the parameters */
 assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 /* Set the PRIGROUP[10:8] bits according to the PriorityGroup
parameter value */
 NVIC_SetPriorityGrouping(PriorityGroup);
#define NVIC_PRIORITYGROUP_3
    ((uint32_t)0x00000004) /*! < 3 bits for pre-emption priority,
   3 bits are used for priority
     Max of 8 values (0 to 7)
1 bits are use for sub priority
     Max of 2 values (0 or 1)
```

CMSIS function

```
* ######################### Core Function Access
############ */
/** \ingroup CMSIS_Core_FunctionInterface
  \defgroup CMSIS_Core_RegAccFunctions CMSIS Core
Register Access Functions
 @{
 \brief Enable IRQ Interrupts
 \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
      Can only be executed in Privileged modes.
  _STATIC_FORCEINLINE void __enable_irq(void)
   _ASM volatile ("<u>cpsie i" : : : "memory");</u>
```

- Located under startup file
- First instruction executed after board reset/power on

Vector Table



Vector Table

```
/** \ingroup CMSIS_Core_FunctionInterface
 \defgroup CMSIS Core RegAccFunctions CMSIS Core Register Access Functions
.section.isr_vector,"a",%progbits
.typeg_pfnVectors, %object
.sizeg_pfnVectors, .-g_pfnVectors
g_pfnVectors:
.word estack
.word
          Reset Handler
          NMI Handler
.word
          HardFault Handler
.word
.word
          MemManage_Handler
          BusFault Handler
.word
          UsageFault_Handler
.word
          SPI2 IRQHandler
.word
```

USART1 IRQHandler

USART2_IRQHandler

USART3 IRQHandler

EXTI15_10_IRQHandler

.word

.word

.word

.word

NVIC Registers

Location: core_cm4.h

```
// brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
typedef struct
                                   /*!< Offset: 0x000 (R/W) Interrupt Set Enable
   _IOM uint32_t ISER[8U];
Register */
    uint32 t RESERVED0[24U];
   _IOM uint32_t ICER[8U];
                                   /*!< Offset: 0x080 (R/W) Interrupt Clear Enable
Register */
    uint32_t RSERVED1[24U];
   IOM uint32 t ISPR[8U];
                                   /*!< Offset: 0x100 (R/W) Interrupt Set Pending
Register */
    uint32_t RESERVED2[24U];
   _IOM uint32_t ICPR[8U];
                                   /*!< Offset: 0x180 (R/W) Interrupt Clear Pending
Register */
    uint32 t RESERVED3[24U];
   IOM uint32_t IABR[8U];
                                   /*!< Offset: 0x200 (R/W) Interrupt Active bit Register
    uint32 t RESERVED4[56U];
   _IOM uint8_t IP[240U];
                                  /*!< Offset: 0x300 (R/W) Interrupt Priority Register
(8Bit wide) */
    uint32 t RESERVED5[644U];
                                 /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt
   OM uint32 t STIR;
Register */
} NVIC_Type
```

Peripherals Address

```
/** @addtogroup Peripheral_memory_map
  @{
                          (0x08000000UL) /*!< FLASH(up to 1 MB) base address
#define FLASH_BASE
#define SRAM1 BASE
                          (0x20000000UL) /*!< SRAM1(up to 96 KB) base
address */
#define SRAM2 BASE
                          (0x1000000UL) /*!< SRAM2(32 KB) base address */
                          (0x4000000UL) /*!< Peripheral base address */
#define PERIPH BASE
                         (0x6000000UL) /*!< FMC base address */
#define FMC BASE
                         (0x9000000UL) /*!< QUADSPI memories accessible
#define QSPI BASE
over AHB base address */
#define FMC_R_BASE
                          (0xA000000UL) /*!< FMC control registers base
address */
#define QSPI R BASE
                          (0xA0001000UL) /*!< QUADSPI control registers base
address */
#define SRAM1 BB BASE
                            (0x22000000UL) /*!< SRAM1(96 KB) base address in
the bit-band region */
#define PERIPH BB BASE
                            (0x42000000UL) /*!< Peripheral base address in the
bit-band region */
/* Legacy defines */
#define SRAM BASE
                          SRAM1 BASE
#define SRAM BB BASE
                            SRAM1 BB BASE
```

Location: stm32l475xx.h

Peripherals Address

Location: stm32l475xx.h

```
/* Memory mapping of Core Hardware */
#define SCS BASE
                       (0xE000E000UL)
                                                    /*!< System Control Space Base
Address */
#define ITM BASE
                      (0xE000000UL)
                                                   /*!< ITM Base Address */
#define DWT BASE
                        (0xE0001000UL)
                                                    /*!< DWT Base Address */
#define TPI BASE
                      (0xE0040000UL)
                                                   /*!< TPI Base Address */
#define CoreDebug BASE
                          (0xE000EDF0UL)
                                                        /*!< Core Debug Base Address
#define SysTick BASE
                        (SCS BASE + 0x0010UL)
                                                         /*!< SysTick Base Address */
#define NVIC_BASE
                       (SCS BASE + 0x0100UL)
                                                        /*!< NVIC Base Address */
#define SCB BASE
                       (SCS BASE + 0x0D00UL)
                                                         /*!< System Control Block
Base Address */
#define SCnSCB
                      ((SCnSCB Type *) SCS BASE
                                                      ) /*!< System control Register
not in SCB */
#define SCB
                   ((SCB Type
                                 *) SCB BASE ) /*!< SCB configuration struct */
                    ((SysTick Type *) SysTick BASE ) /*!< SysTick configuration
#define SysTick
struct */
#define NVIC
                                  *) NVIC_BASE ) /*!< NVIC configuration struct */
                    ((NVIC Type
                   ((ITM Type *) ITM BASE ) /*!< ITM configuration struct */
#define ITM
                    ((DWT Type *) DWT BASE ) /*!< DWT configuration struct */
#define DWT
                  ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */
#define TPI
                       ((CoreDebug Type *) CoreDebug BASE) /*!< Core Debug
#define CoreDebug
configuration struct */
```

IRQ Number

```
Location: stm32l475xx.h
typedef enum
     STM32 specific Interrupt Numbers
WWDG IRQn
                      = 0, /*!< Window WatchDog Interrupt
PVD PVM IRQn
                              /*!< PVD/PVM1/PVM2/PVM3/PVM4 through EXTI
Line detection Interrupts
TAMP_STAMP_IRQn
                               /*! < Tamper and TimeStamp interrupts through the
EXTI line
SPI1 IRQn
                    = 35, /*!< SPI1 global Interrupt
                                                                        */
SPI2 IRQn
                    = 36, /*!< SPI2 global Interrupt
                       = 37, /*!< USART1 global Interrupt
USART1 IRQn
USART2_IRQn
                       = 38, /*!< USART2 global Interrupt
                             /*!< USART3 global Interrupt
USART3_IRQn
EXTI15_10_IRQn
                             /*!< External Line[15:10] Interrupts
} IRQn_Type;
```

ISR

■ In File – stm32l4xx it.c

```
void SysTick_Handler(void)
      /* USER CODE BEGIN SysTick_IRQn 0 */
      /* USER CODE END SysTick_IRQn 0 */
      HAL_IncTick();
      /* USER CODE BEGIN SysTick_IRQn 1 */
      /* USER CODE END SysTick_IRQn 1 */
  in file stm32l4xx_hal.c
* @brief This function is called to increment a global variable "uwTick"
      used as application time base.
* @note In the default implementation, this variable is incremented each 1ms
     in SysTick ISR.
* @note This function is declared as __weak to be overwritten in case of other
     implementations in user file.
* @retval None
     _weak void HAL_IncTick(void)
           uwTick += uwTickFreq;
```

Callback method

```
in file stm32l4xx_hal_uart.c
 * @brief Handle UART interrupt request.
 * @param huart UART handle.
 * @retval None
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
  UART_EndTransmit_IT(huart);
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
     HAL_UART_TxCpltCallback()
_weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 /* Prevent unused argument(s) compilation warning */
 UNUSED (huart);
 /* NOTE: This function should not be modified, when the callback is needed,
      the HAL UART TxCpltCallback can be implemented in the user file.
 */
```

Calling method

in file stm32l4xx_hal_uart.c

```
/**
 * @brief Send an amount of data in interrupt mode.
 * @param huart UART handle.
 * @param pData Pointer to data buffer.
 * @param Size Amount of data to be sent.
 * @retval HAL status
HAL_StatusTypeDef
HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t
*pData, uint16_t Size)
```

WHAT WE NEED TO IMPLEMENT INTERRUPT

- We need an interrupt number
 - May be priority
- Need to enable the interrupt and set priority
- We need a vector table
 - In the startup file startup_stm32l475xx.s
- Need Interrupt Service Routine (ISR)
- Need way to communicate back to main program
 - Will use Callback method
- Need method to call from main

Next Lesson Topic

- Timers
- SysTick (System Timer)
- Watchdog Timer

