

CMAN :=

①

Task 1 := The dominant kernel is the 3×3 CONV2D dot product the inner loop of an im2col style convolution. It runs inside CONV2D-im2col and accounts for 80.6% of total software runtime. The hardware design replaces exactly this kernel with 4 parallel MAC processing elements.

kernel dimensions :=

<u>Parameter</u>	<u>Value.</u>
kernel spatial size	$3 \times 3 = 9$
I/p channels	1
O/p channels/PEs	4 (NUM_PE = 4)
I/p feature map	$32 \times 32 = 1024$ Pixels
O/p feature map	$(32-3+1) \times (32-3+1) = 30 \times 30 = 900$ o/p patches

Data types :=

<u>Data</u>	<u>TYPE</u>	<u>size</u>
Input Pixels	INT8 signed	1 byte each
Weights	INT8 signed	1 byte each
Accumulator	INT32 signed	4 bytes each

The INT32 accumulator is needed because the maximum partial sum is $9 \times 127 \times 127 = 145,161$, which overflows INT8 and INT16.

Task 2 := Each MAC operation = 2 FLOPS

Each PE does 9 MACs $\rightarrow$ 18 FLOPS

4 PEs running in parallel $\rightarrow 4 \times 18 = 72$ FLOPS per patch
Across all 900 output Patches for one full 32×32 .
Total FLOPS per invocation = 64,800 FLOPS.

Task 3 :=

Lower Bound (No data reuse) :=

Every time needs a weight or a pixel, it goes all the way to 066 chip memory and fetches it even if it just used that same value one patch ago.

for each of the 900 output patches.

Pixel for this patch loaded is 9 pixels x 1 byte x 900 patches
weights for all 4 PEs is $4 \times 9 \text{ weights} \times 1 \text{ byte} \times 900 \text{ patches}$

$$\text{Bytes}_{\text{lower}} = (9 + 36) \times 900 = 45 \times 900 = 40,500 \text{ bytes}$$

Lower bound = 40,500 bytes, this gives the lowest possible AI.

Upper Bound (perfect on-chip data reuse for weights)

$$\text{Bytes}_{\text{upper}} = 36 + 8100 = 8136 \text{ bytes}$$

Upper Bound = 8136 bytes, this gives the highest possible AI.

Task 4 :=

Arithmetic Intensity for both Bounds.

$$\text{AI} = \text{Total FLOPs} \div \text{Total Bytes}$$

From Task 2, FLOPs = 64,800

Bound

Low (No reuse) $\leftarrow$ 64,800 FLOPs, 40,500 Bytes

$$\text{AI} = 1.60 \text{ FLOP/byte}$$

Upper (weight reuse) $\leftarrow$ 64,800 FLOPs, 8136 Bytes

$$\text{AI} = 7.96 \text{ FLOP/byte}$$

Sky130A Platform at 100 MHz.

(3)

$$\text{Peak compute} = 4 \text{ PEs} \times 1 \text{ Mac/core} \times 100 \text{ MHz} \times 2 \text{ FLOPS/MAC} \\ = 800 \text{ MOPS}$$

$$\text{Peak BW} = 330 \text{ MB/s (AXI4-Lite 32-bit bus)}$$

$$\text{Ridge point} = 800 \div 330 = 2.42 \text{ FLOP/byte}$$

So, $AI = 1.60$ is left of the ridge (2.42), it is a memory bound with no reuse.

$AI = 7.96$ is right of the ridge (2.42), it is a compute bound with weight reuse.

$$\text{At } AI = 1.60, \text{ attainable performance} = 330 \times 1.60 \\ = 528 \text{ MOPS}$$

$$\text{At } AI = 7.96, \text{ attainable performance} = \min(330 \times 7.96, 800) \\ = 800 \text{ MOPS (compute ceiling)}$$

TASK 5 :-

In my Design, limited by hardware interface bandwidth, on-chip memory bandwidth.

Hardware interface bandwidth (AXI4-Lite):

One patch takes 120 clock cycles. Only 9 of those cycles are actual MAC computation that is 7.5% utilisation. The remaining 111 cycles are AXI4 Lite bus overhead while the MAC units sit idle waiting for data. The design is not short on compute or chip memory it is starved by the interface.

What is the single highest leverage change? (4)

Replace the Per Patch Sequential AXI writes with a deep streaming Pixel FIFO. This collapses Pixel delivery from ~111 bus overhead cycles down to ~9 FIFO cycles per patch cutting total patch latency from 120 cycles to ~30 cycles and raising throughput from 60MOPS to ~240MOPS, so 4x improvement with no changes to the MAC array.