
Curtice3 Model (Curtice-Cubic GaAsFET Model)

Curtice3_Model (Curtice-Cubic GaAsFET Model)

Symbol



Parameters

Model parameters must be specified in SI units.

Name	Description	Units	Default
NFET	N-channel model type: yes or no	None	yes
PFET	P-channel model type: yes or no	None	no
ldsmod	Ids model: 1=CQ 2=CC 3=Statz 4=Materka 5=Tajima 6=symbolic 7=TOM 8=Modified Materka	None	2
Beta2	Coefficient for pinch-off change with respect to Vds	1/V	0.0
Rds0 ***	DC D-S resistance at Vgs=0	Ohm	0
Vout0	output voltage (Vds) at which A0, A1, A2, A3 were evaluated	V	0
Vdsdc	Vds at Rds0 measured bias	V	0
Tau	transit time under gate	sec	0.0
Gamma	current saturation	1/V	2.0
Tnom	nominal ambient temperature at which these model parameters were derived	°C	25
Idstc	lds temperature coefficient	None	0
A0 [†] , ^{††}	cubic polynomial Ids equation coefficient 1	А	0

A1 [†] , ^{††}	cubic polynomial Ids equation coefficient 2	A/V	0
A2 [†] , ^{††}	cubic polynomial Ids equation coefficient 3	A/V ²	0
A3 [†] , ^{††}	cubic polynomial Ids equation coefficient 4	A/V ³	0
Vtotc	VTO temperature coefficient	V/°C	0.0
Betatce	BETA Exponential Temperature Coefficient	%/°C	0.0
Rin †††	channel resistance	Ohm	0.0
Rf ***	gate-source effective forward-bias resistance	Ohm	infinity [‡]
Fc	forward-bias depletion capacitance coefficient (diode model)	None	0.5
Gscap	0=none, 1=linear, 2=junction, 3=Statz charge, 5=Statz cap	None	linear
Cgs ^{††}	zero-bias gate-source capacitance	F	0.0
Cgd ^{††}	zero-bias gate-drain capacitance	F	0.0
Rgd ^{†††}	gate drain resistance	Ohm	0.0
Gdcap	0=none, 1=linear, 2=junction, 3=Statz charge, 5=Statz cap	None	linear
Rd ^{††}	drain ohmic resistance	Ohm	fixed at 0
Rg	gate resistance	Ohm	fixed at 0
Rs ^{†††}	source ohmic resistance	Ohm	fixed at 0
Ld	drain inductance	Н	fixed at 0.0
Lg	gate inductance	Н	fixed at 0.0
Ls	source inductance	Н	fixed at 0.0
Cds ^{††}	drain-source capacitance	F	0.0
Crf ^{††}	with Rds, models frequency dependent output conductance	F	0.0
Rds ***	additional output resistance for RF operation	Ohm	0.0
Gsfwd	0=none, 1=linear, 2=diode	None	linear
Gsrev	0=none, 1=linear, 2=diode	None	None
Gdfwd	0=none, 1=linear, 2=diode	None	None
Gdrev	0=none, 1=linear, 2=diode	None	linear
R1 ^{†††}	approximate breakdown resistance	Ohm	infinity [‡]
R2 ^{†††}	resistance relating breakdown voltage to channel current	Ohm	fixed at infinity ‡

Vbi [†]	built-in gate potential	V	0.85
Vbr	gate-drain junction reverse bias breakdown voltage (gate- source junction reverse bias breakdown voltage with Vds < 0)	V	1e100
Vjr	breakdown junction potential		0.025
Is ^{† ††}	gate junction saturation current (diode model)	Α	1.0e-14
lr	gate reverse saturation current	Α	1.0e-14
Xti	Saturation Current Temperature Exponent	None	3.0
Eg	energy gap for temperature effect on Is	None	1.11
N	gate junction emission coefficient (diode model)	None	1
A5	time delay proportionality constant for Vds	None	fixed at 0.0
Imax	explosion current	Α	1.6
Imelt	explosion current similar to Imax; defaults to Imax (refer to Note 3)	A	defaults to Imax
Taumdl	Use 2nd order Bessel polynomial to model tau effect in transient: yes or no	None	no
Fnc	flicker noise corner frequency	Hz	0.0
R	gate noise coefficient	None	0.5
Р	drain noise coefficient	None	1.0
С	gate-drain noise correlation coefficient	None	0.9
Vto	(not used in this model)	None	None
wVgfwd	gate junction forward bias (warning)	V	None
wBvgs	gate-source reverse breakdown voltage (warning)	V	None
wBvgd	gate-drain reverse breakdown voltage (warning)	V	None
wBvds	drain-source breakdown voltage (warning)	V	None
wldsmax	maximum drain-source current (warning)	А	None
wPmax	maximum power dissipation (warning)	W	None
Kf	flicker noise coefficient	None	0.0
Af	flicker noise exponent	None	1.0
Ffe	flicker noise frequency exponent	None	1.0
AllParams	DataAccessComponent for file-based model parameter values	None	None

[†] Parameter value varies with temperature based on model Tnom and device Temp. ^{††} Parameter value scales with Area. ^{†††} Parameter value scales inversely with Area. [‡] A value of 0.0 is interpreted as infinity.

- The Curtice cubic model is based on the work of Curtice and Ettenberg. Curtice3_Model contains most of the features described in Curtice's original paper plus some additional features that may be turned off. The following subsections review the highlights of the model. Refer to Curtice's paper [1] for more information.
- Imax and Imelt Parameters
 Imax and Imelt specify the P-N junction explosion current. Imax and Imelt can be specified in the device model or in the Options component; the device model value takes precedence over the Options

If the Imelt value is less than the Imax value, the Imelt value is increased to the Imax value. If Imelt is specified (in the model or in Options) junction explosion current = Imelt; otherwise, if Imax is specified (in the model or in Options) junction explosion current = Imax; otherwise, junction explosion current = model Imelt default value (which is the same as the model Imax default value).

 Use AllParams with a DataAccessComponent to specify file-based parameters (refer to "DataAccessComponent" in Introduction to Circuit Components). A nonlinear device model parameter value that is explicitly specified will override the value set by an AllParams association.

Equations/Discussion

Drain-Source Current

Drain current in Curtice3 Model is calculated with the following expression:

$$I_{ds} = I_{dso} \times tanh(Gamma \times V_{ds}), Tau_{NEW} = Tau + A5 \times Vds$$

where:

$$I_{dso} = [A0 + A1 \times V_1 + A2 \times V_1^2 + A3 \times V_1^3] + (Vds - Vdsdc)/Rds0$$

 $V_1 = V_{gs}(t - Tau_{NEW}) \times (1 + Beta2 \times (Vout0 - V_{ds})), when V_{ds} \ge 0.0 \text{ V}$
 $V_1 = V_{gd}(t - Tau_{NEW}) \times (1 + Beta2 \times (Vout0 + V_{ds})), when V_{ds} < 0.0 \text{ V}$

The latter results in a symmetrical drain-source current that is continuous at V_{ds} =0.0 V. For values of V_1 below the internal calculated maximum pinchoff voltage Vpmax, which is the voltage at the local minimum of the function:

$$A0 + A1 \times n + A2 \times n^2 + A3 \times n^3$$

I_{dso} is replaced with the following expression:

$$I_{dso} = [A0 + A1 \times Vpmax + A2 \times Vpmax^2 + A3 \times Vpmax^3] + (Vds - Vdsdc)/Rds0$$

If the I_{dso} value is negative (for $V_{ds} > 0.0V$), current is set to 0.

This implementation models the delay as an ideal time delay.

When Rds0 is defaulted to 0, the term (Vds – Vdsdc)/Rds0 is simply ignored and there is no divide by zero.

Junction Charge (Capacitance)

Two options are provided for modeling the junction capacitance of a device: to model the junction as a linear component (a constant capacitance); to model the junction using a diode depletion capacitance model. If a non-zero value of Cgs is specified and Gscap is set to 1 (linear), the gate-source junction will be modeled as a linear component. Similarly, specifying a non-zero value for Cgd and Gdcap=1 result in a linear gate-drain model. A non-zero value for either Cgs or Cgd together with Gscap=2 (junction) or Gdcap=2 will force the use of the diode depletion capacitance model for that particular junction. Note that each junction is modeled independent of the other; therefore, it is possible to model one junction as a linear component while the other is treated nonlinearly. The junction depletion charge and capacitance equations are summarized next.

Gate-Source Junction

For $V_{qc} < Fc \times Vbi$

$$Q_{gs} = 2 \times V_{bi} \times Cgs \times \left[1 - \sqrt{1 - \frac{V_{gc}}{Vbi}}\right]$$

$$Capacitance_{gs} = \frac{\partial Q_{gs}}{\partial V_{gc}} = \frac{Cgs}{\sqrt{1 - \frac{V_{gc}}{Vbi}}}$$

For $V_{ac} \ge Fc \times Vbi$

$$Q_{gs} = 2 \times V_{bi} \times Cgs \times [1 - \sqrt{1 - Fc}] + \frac{Cgs}{(1 - Fc)^{3/2}}$$

$$\left| \sum_{x} \left[\left(1 - \frac{3 \times Fc}{2} \right) \times (V_{gc} - Fc \times Vbi) \left(\frac{V_{gc}^2 - (Fc \times Vbi)^2}{4 \times Vbi} \right) \right]$$

$$Capacitance_{gs} = \frac{\partial Q_{gs}}{\partial V_{gc}} = \frac{Cgs}{(1 - Fc)^{3/2}} \times \left[1 - \frac{3 \times Fc}{2} + \frac{V_{gc}}{2 \times Vbi}\right]$$

Gate-Drain Junction

For
$$V_{gd}$$
 < Fc × Vbi

$$Q_{gd} = 2 \times V_{bi} \times Cgd \times \left[1 - \sqrt{1 - \frac{V_{gd}}{Vbi}} \right]$$

$$Capacitance_{gd} = rac{\partial Q_{gd}}{\partial V_{gd}} = rac{Cgd}{\sqrt{1 - rac{V_{gd}}{Vbi}}}$$

For $V_{gd} \ge Fc \times Vbi$

$$Q_{gd} = 2 \times V_{bi} \times Cgd \times \left([1 - \sqrt{1 - Fc}] + \frac{Cgd}{(1 - Fc)^{3/2}} \right)$$

$$\left[\left(1 - \frac{3 \times Fc}{2}\right) \times \left(V_{gd} - F(c \times Vbi) + \frac{V_{gd}^2 - (Fbi)^2}{4 \times Vbi} \right) \right]$$

$$Capacitance_{gd} = \frac{\partial Q_{gd}}{\partial V_{gd}} = \frac{Cgd}{(1 - Fc)^{3/2}} \times \left[1 - \frac{3 \times Fc}{2} + \frac{V_{gd}}{2 \times Vbi}\right]$$

Gate Forward Conduction and Breakdown

Keysight's implementation of the Curtice quadratic model provides a few options for modeling gate conduction current between the gate-source and gate-drain junctions. The simplest model is that proposed by Curtice for his cubic polynomial model (see Curtice3). This model assumes an *effective* value of forward bias resistance Rf and an approximate breakdown resistance R1. With model parameters Gsfwd = 1 (linear) and Rf reset to non-zero, gate-source forward conduction current is given by:

$$I_{gs} = (V_{gs} - Vbi)/Rf$$
 when $V_{gs} > Vbi$

= 0 when V_{gs} ≤ Vbi.

If Gsfwd = 2 (diode), the preceding expression for I_{gs} is replaced with the following diode expression:

$$I_{gs} = Is \times \left[exp\left(\frac{V_{gs}}{N \times v_t}\right) - 1\right]$$

Similarly, with parameter Gdfwd = 1 (linear) and Rf set to non-zero, gate-drain forward conduction current is given by:

$$I_{gd} = (V_{gd} - Vbi)/Rf \text{ when } V_{gd} > Vbi$$

= 0 when V_{gd} ≤ Vbi.

If Gdfwd is set to 2 (diode), the preceding expression for Igd is replaced with a diode expression:

$$I_{gd} = Is \times \left[exp \left(\frac{V_{gd}}{N \times v_t} \right) - 1 \right]$$

The reverse breakdown current (I_{dg}) is given by the following expression if R1 is set non-zero and Gdrev = 1 (linear):

$$I_{gd} = V_{dg} - V_b)/R1$$
 when $V_{dg} \ge V_b$ and $V_b > 0$

= 0 when
$$V_{dg} < V_b$$
 or $V_b \le 0$

$$V_b = Vbr + R2 \times I_{ds}$$

If Gdrev is set to 2, the preceding Igd expression is replaced with a diode expression:

$$I_{gd} = -Ir \times \left[exp\left(\frac{Vdg - Vb}{Vjr}\right) - 1\right]$$

With Gsrev -= 1 (linear) and R1 set to non-zero, the gate-source reverse breakdown current Igs is given by the following expression:

$$I_{qs} = (V_{sq} - Vb)/R1$$
 when $V_{sq} \ge Vbi$ and $Vb > 0$

= 0 when
$$V_{sg} \le Vbi$$
 or $Vb \le 0$


If Gsrev is set to 2, the preceding Igs expression is replaced with a diode expression.

$$I_{gs} = -Ir \times \left[exp\left(\frac{Vsg - Vb}{Vjr}\right) - 1\right]$$

When the diode equations are both enabled, the DC model is symmetric with respect to the drain and source terminals. The AC model will also be symmetric if, in addition to the latter, Cgs=Cgd.

High-Frequency Output Conductance

Curtice3_Model provides the user with two methods of modeling the high frequency output conductance. The series-RC network dispersion model (Curtice Cubic Model) is comprised of the parameters Crf and Rds and is included to provide a correction to the AC output conductance at a specific bias condition. At a frequency high enough such that Crf is an effective short, the output conductance of the device can be increased by the factor 1/Rds. (Also see [2]).



Curtice Cubic Model

Temperature Scaling

The model specifies Tnom, the nominal temperature at which the model parameters were calculated or extracted. To simulate the device at temperatures other than Tnom, several model parameters must be scaled with temperature. The temperature at which the device is simulated is specified by the device item Temp parameter. (Temperatures in the following equations are in Kelvin.)

The saturation current Is scales as:

$$Is^{NEW} = Is \times exp \left[\left(\frac{Temp}{Tnom} - 1 \right) \frac{q \times Eg}{k \times N \times Temp} + \frac{Xti}{N} \times ln \left(\frac{Temp}{Tnom} \right) \right]$$

The gate depletion capacitances Cgso and Cgdo vary as:

$$Cgs^{NEW} = Cgs \left[\frac{1 + 0.5[4 \times 10^{-4}(Temp - T_{REF}) - \gamma^{Temp}]}{1 + 0.5[4 \times 10^{-4}(Tnom - T_{REF}) - \gamma^{Tnom}]} \right]$$

$$Cgd^{NEW} = Cgd \left[\frac{1 + 0.5[4 \times 10^{-4}(Temp - T_{REF}) - \gamma^{Temp}]}{1 + 0.5[4 \times 10^{-4}(Tnom - T_{REF}) - \gamma^{Tnom}]} \right]$$

where y is a function of junction potential and energy gap variation with temperature. The gate junction potential Vbi varies as:

$$Vbi^{NEW} = \frac{Temp}{Tnom} \times Vbi + \frac{2k \times Temp}{q} 1n \left(\frac{n_i^{Tnom}}{n_i^{Temp}}\right)$$

where n_i is the intrinsic carrier concentration for silicon, calculated at the appropriate temperature. The cubic polynomial coefficients A0, A1, A2, and A3 vary as:

$$\Delta = Vtotc(Temp - Tnom)$$

$$A0^{NEW} = (A0 - \Delta \times A1 + \Delta^2 \times A2 - \Delta^3 \times A3) \times 1.01^{Betatce(Temp - Tnom)}$$

$$A1^{NEW} = (A1 - 2\Delta \times A2 + 3\Delta^2 \times A3 - \Delta^3 \times A3) \times 1.01^{Betatce(Temp - Tnom)}$$

$$A2^{NEW} = (A2 - 3\Delta \times A3) \times 1.01^{Betatce(Temp - Tnom)}$$

$$A3^{NEW} = (A3) \times 1.01^{Betatce(Temp - Tnom)}$$

If Betatc = 0 and Idstc
$$\neq$$
 0
Ids^{NEW} = Ids \times (1 + Idstc \times (Temp - Tnom))

Noise Model

Thermal noise generated by resistors Rg, Rs and Rd is characterized by the spectral density:

$$\frac{\langle i^2 \rangle}{\Delta f} = \frac{4kT}{R}$$

Parameters P, R, and C model drain and gate noise sources.

$$\frac{\langle i_d^2 \rangle}{\Delta f} = 4kTg_m P + 4kTg_m PFnc / f + Kf Ids^{Af} / f^{Ffe}$$

$$\frac{\langle i_g^2 \rangle}{\Delta f} = 4kT C_{gs}^2 \omega^2 R / g_m$$

$$\frac{\langle i_g, i_d^* \rangle}{\Delta f} = 4kTj C_{gs} \omega \sqrt{PR} C$$

For Series IV compatibility, set P=2/3, R=0, C=0, and Fnc=0; copy Kf, Af, and Ffe from the Series IV model.

Calculation of Vto Parameter

The Vto parameter is not used in this model. Instead, it is calculated internally to avoid the discontinuous or non-physical characteristic in ids versus vgs if A0, A1, A2, A3 are not properly extracted.

For a given set of As, ADS will try to find the maximum cutoff voltage (Vpmax), which satisfies the following conditions:

```
f(Vpmax) = A0 + A1 \times Vpmax + A2 \times Vpmax^2 \times 2 + A3 \times Vpmax^3 \times 3 \le 0
first derivative of f(Vpmax) = 0 (inflection point)
second derivative of f(Vpmax) > 0 (this is a minimum)
```

If Vpmax cannot be found, a warning message is given *cubic model does not pinch off* . During analysis, the following are calculated:

```
vc = vgs \times (1 + Beta2 \times (Vout0 - vds))

ids = ((A0 + A1 \times vc + A2 \times vcx^2 + A3 \times vcx^3) + (vds - Vdsdc) / Rds0)

\times tanh(Gamma \times vds)
```

If ids < 0 then sets ids = 0.

If ids > 0 and Vc ≤ Vpmax then calculates ivc as follows:

```
ivc = (f(Vpmax) + (vds - Vdsdc) / Rds0) \times tanh(Gamma \times vds)
```

If ivc > 0 then sets ids = ivc and gives a warning message *Curtice cubic model does not pinch off, lds truncated at minimum*.

```
else set ids = 0
```

To ensure the model is physical and continuous, it is important to obtain a meaningful set of As that Vpmax can be found.

Additional Information

References

- W. R. Curtice and M. Ettenberg, "A nonlinear GaAsFET model for use in the design of output circuits for power amplifiers," *IEEE Trans of Microwave Theory Tech*, vol. MTT-33, pp. 1383-1394, Dec. 1985.
- C. Camacho-Penalosa and C.S. Aitchison, "Modelling frequency dependence of output impedance of a microwave MESFET at low frequencies," *Electron. Lett.*, Vol. 21, pp. 528-529, June 6, 1985.
- P. Antognetti and G. Massobrio, Semiconductor device modeling with SPICE, New York: McGraw-Hill, Second Edition 1993.
- A. Cappy, "Noise Modeling and Measurement Techniques," *IEEE Transactions on Microwave Theory and Techniques*, Vol. 36, No. 1, pp. 1-10, Jan. 1988.