Transistor Modeling Assignment

ELG 6369 uOttawa Fall 2023 Nick Cardamone

# Chosen Transistor

EPA018A

# Small Signal Model

A diagram of a circuit

Description automatically generated

# Small Signal Model with Packaging Parasitics

# IV Curves + Small Signal Model

# Small Signal Gain

# Small Signal S-Parameters

# Large Signal Model

# IV Curves + Large Signal Model (Conventual Device IV Curves)

A computer screen shot of a diagram

Description automatically generated

A screenshot of a computer

Description automatically generated

A graph of different colored lines

Description automatically generated

From Sim  
Idss = 52 mA @ Vgs=0, Vds=3V

A graph of a curve

Description automatically generated with medium confidence

A graph of a voltage

Description automatically generated with medium confidence

# Large Signal S-Parameters

# One dB Compression Point and Power Added Efficiency

A blue paper with math equations

Description automatically generated

A blue background with writing on it

Description automatically generated

https://www.digchip.com/datasheets/parts/datasheet/160/EPA018A.php

# Class A Bias Conditions

A diagram of a device

Description automatically generated

A screenshot of a diagram

Description automatically generated