Transistor Modeling Assignment

ELG 6369 uOttawa Fall 2023 Nick Cardamone

# Abstract and Background

In this document, the simulation of the EPA018 High Efficiency Hetrojunction Power FET from Excelics will be presented. The simulation engine used is ADS from Keysight. Both the small signal and large signal model of this transistor will be simulated. The results from this simulation are mixed. The small signal model and IV curves match fairly well with what is printed in the datasheet. However the large signal S parameters show some inconstancies from what is in the datasheet. The main inconsistency being the simulated power added efficiency of 0.4% vs the datasheet value of 48%.

# Academic Integrity, LLMs and Licensing

The work done in this simulation assignment was done in full by the author (Nick Cardamone) and the author takes full responsibility for the claims made in this document. The plots shown in this document were generated by scripts which were written mostly by a LLM (chat gpt). Those scripts have since been verified to be accurate. Even so, there are always errors in any piece of software and there is always a chance of errors in the scripts used in plotting for this assignment.

The scripts used in the assignment have been open sourced under an MIT license and can be found at the following github repo and at [1]. The simulation files used can also be found there as well for future reference.

<https://github.com/ncardamone10/Nonlinear-Microwave-Modeling/tree/main/Assignment>

# Simulation Overview

The simulator in used to generate the data which will be presented in this document is ADS from Keysight. The general steps that have been followed for each section are as follows

1. Model circuit in ADS
2. Set up simulation settings
3. Look at simulation results in ADS, do a sanity check
4. Export results from ADS to a txt file
5. Format exported data into an excel spreadsheet with a python script
6. Manipulate and plot the data from the excel spreadsheet in python

Python scripting has been used to do plotting as it gives better plot quality than ADS and 3D plots can be helpful to understand the results obtained from the simulator. All the python scripts and data used in this document are available at [1]

# Chosen Transistor

The transistor used in this simulation assignment is the EPA018A High Efficiency Hetrojunction Power FET from Excelics. The datasheet for it can be found at [2]

Note\*: Excelics has since gone out of business/ been bought by another company and it is difficult to find information on the transistor used in this simulation assignment. The datasheets have been posted to the repository in [1]

# Small Signal Model

The following is the small signal model that has been used to simulate the S parameters. The datasheet giving the numerical parameters can be found in [3]. Even though it is not explicitly mentioned, it appears that this data has incorporated the bond wires used on the die to get to external pads which can be used for probing.




Figure 1: Small Signal Model Used in S Parameter Simulation (No Parasitics)

# Small Signal Model with Packaging Parasitics

The following was used to find the S Parameters while considering the packaging parasitics. Going forward, if parasitics are mentioned, it is implied that it means the parasitics to do packing the FET. The numerical values used in this model can be found at [4]. The 70 mil package parasitics were used since that would be the typical package for this transistor if it was used in a real product. The datasheet given in [2] specifies dimensions in microns which means it isn’t taking packaging into consideration. It will be seen later that the data given in the datasheet does not match up with the simulated data when parasitics are included

A computer screen shot of a circuit board

Description automatically generated

Figure 2: Small Signal Model Used In S Parameter Simulation (With Parasitics)

# IV Curves + Small Signal Model

Given that IV curves are a large signal concept and the only information that could be found on google about this is at [4], this section has been skipped and the large signal IV curves have been plotted in more detail. To find the “small signal” IV curves, simply look at the large signal IV curves after the knee.

# Small Signal (Low Frequency) Gain

To find the (low frequency) small signal gain (magnitude), the following was used:

Where Av is the small signal voltage gain, gm is the small signal transconductance and ro is the small signal output resistance of the transistor.

The transconductance and output resistance were computed from the IV curve data as follows

A diagram of a signal

Description automatically generated

Figure 3: Low Frequency Small Signal Gain Magnitude Colour Plot

A graph of a surface plot

Description automatically generated with medium confidence

Figure 4: Magnitude of LF Small Signal Gain vs Bias Conditions

Given that the associated gain of this transistor is typically 12.5 dB at Vds = 2V and Ids = 15 mA as seen in the datasheet, the value taken from this plot (about 30 dB) seems unreasonable. However, it is important to remember that these plots are for low frequencies and the gain given in the datasheet is for an operating frequency of 12 GHz. It is also worth pointing out that gain drops over frequency so a small signal gain of 30 dB at low frequencies seams reasonable.

To find the high frequency small signal gain, just look at the S21 in the next section

# Small Signal S-Parameters

Since there are two different bias conditions presented in the S parameter in the datasheet, two different S parameter simulations have been run. Since bias conditions are not really part of the small signal model, “go between” must be used to account in the simulation for the bias conditions. That “go between" is the small signal transconductance which has been computed from the IV curves as seen below. The overall steps for this simulation are as follows (loop through for each bias condition):

1. From the transconductance plots, find the transconductance associated with the desired bias conditions
2. Use that value as Gm in the small signal model (figure 1 and 2)
3. Simulate the circuit and export data to python for plotting

The S parameters have been simulated with and without parasitics for comparison with the datasheet values.




Figure 5: Return Loss and Insertion Gain for VDS=2V and VGS=-0.7V (Gm = 37 mS)

A collage of graphs

Description automatically generated

Figure 6: Return Loss and Insertion Gain for VDS=6V and VGS=-0.45V (Gm = 50 mS)

A diagram of a sphere with lines and graphs

Description automatically generated with medium confidence

Figure 7: S Parameters for VDS=2V and VGS=-0.7V (Gm = 37 mS)

A diagram of a sphere

Description automatically generated with medium confidence

Figure 8: S Parameters for VDS=6V and VGS=-0.45V (Gm = 50 mS)

As seen from figure 6, the simulated S21 and return loss is within about a dB of the datasheet value which points to this simulation being a reliable model of the real life transistor at this bias point. When running the simulation at the other lower bias point, there is a greater offset from the simulated data vs the datasheet data. This is probably due to the 37 mS transconductance not being high enough. Interestingly though, the S11 (figure 7 and 8) of both bias points agrees rather well which means the offset problem probably has something to do with the output portion of the small signal model. When comparing the simulations with parasitics to the datasheet values, they are wildly off. This further backs up the claim that the datasheet values are of the bare die transistor with a high frequency micro probe being landed on it to do these measurements. In addition to that, the datasheet parameters are taken from real world measurements which are then fitted to analytical models. There will always be some variation between the simulated values and those in the datasheet.

# Large Signal Model

The following circuit has been used for the large signal modeling in this document. The specific model that has been used is the Curtice-Ettenburg model as seen in [6]. The numerical values used in this simulation can be found in [7]. In order to use the ADS Curtice3\_Model, the datasheet explaining non linear device models has been consulted (see [8]). Further explanation of this model can be found at [9]




Figure 9: Large Signal (Curtice3) Model in ADS

A diagram of a sim simulation

Description automatically generated

Figure 10: Simulation Wizard Controller Used In Large Signal Modelling

# IV Curves + Large Signal Model (Conventional Device IV Curves)

A diagram of different colors

Description automatically generated

Figure 11: EPA018A IV Curves vs Vds

A graph of different colored lines

Description automatically generated

Figure 12: EPA018A IV Curves vs Vgs

A diagram of a voltage

Description automatically generated

Figure 13: Transconductance Plots

A diagram of a graph

Description automatically generated with medium confidence

Figure 14: 3D Surface of IV Curves, Transconductance, Output Resistance, and Small Signal Gain (Magnitude)

Table 1: Comparison of DC Parameters

|  |  |  |  |
| --- | --- | --- | --- |
| Parameter | Datasheet (Typical) | Simulation Result | Conditions |
| Idss | 55 mA | 52 mA | Vds=3V, Vgs=0V |
| Gm | 60 mS | 68 mS | Vds=3V, Vgs=0V |
| Vp | -1.0 V | -1.2 V | Vds=3V, Ids=1.0mA |

As seen in table 1, the simulation results for this part does not match up with the values from the datasheet, however they are close and with in the allowable margin given in the datasheet. To get the drain saturation current, the current value from figure 11 has been. To get the transconductance, the value has been taken from figure 13. To get the pinch off voltage, the value has been taken from figure 12. All of these parameters have been taken at the specified bias conditions in table 1. The 3D surface has just been included as it can help interoperate the data generated from the simulation. It has also been used to validate that the scripts have been producing plausible results when calculating and plotting these parameters.

# Large Signal S-Parameters

The following circuit was used to generate the large signal S parameter data. The LSSP simulation controller setup has been included for reference. If a particular setup window has not been shown, it has been left as the default or it should be obvious from the axis seen in the plots

A computer program on a white background

Description automatically generated

Figure 15: Large Signal S Parameter Simulation

A screenshot of a computer

Description automatically generatedA screenshot of a computer

Description automatically generated

Figure 16: Large Signal S Parameter Setup, Harmonic Ballance Settings, Figure 17: Large Signal S Parameter Solver Setup

A graph of different colored lines

Description automatically generated

Figure 18: Large Signal |S21|, VDS=6V, VGS=-0.45V

A graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of a graph of

Description automatically generated

Figure 19: Large Signal |S21|, VDS=2V, VGS=-0.7V




Figure 20: Load Pull Simulation from ADS at 12 GHz

A diagram of a graph

Description automatically generated with medium confidence

Figure 21: Large Signal |S21|, VDS=2V, VGS=-0.7V (3D)

A diagram of a graph

Description automatically generated with medium confidence

Figure 22: Large Signal |S21|, VDS=6V, VGS=-0.45V

As seen in the above figures, the simulations are producing some questionable results. The shapes of the graph do look plausible, but some of the output power levels look a bit strange. For example, at 10 GHz and in input power of 20 dBm (and VDS=6V, VGS=-0.45V), the output power is 24 dBm which does seem a bit high given that the output power at the 1 dB compression point is 20 dBm. At the same time, there is no maximum figure on the output power at the 1 dB compression point, so these results are at least plausible. However, the maximum power added efficiency from the load pull simulation is about 0.4% which is 2 orders of magnitude off of the 48% figure in the datasheet which indicates there is definitely a problem with this large signal simulation

# One dB Compression Point and Power Added Efficiency

A blue paper with math equations

Description automatically generated

Figure 23: 1 dB Gain Compression Point Derivation

A blue background with writing on it

Description automatically generated

Figure 24: Power Added Efficiency Derivation

# References

1. N. Cardamone, "Assignment," Nonlinear Microwave Modeling, GitHub repository, 2023. [Online]. Available: <https://github.com/ncardamone10/Nonlinear-Microwave-Modeling/tree/main/Assignment>
2. Excelics “datasheet EPA018A,” *www.digchip.com*. <https://www.digchip.com/datasheets/parts/datasheet/160/EPA018A-pdf.php> (accessed Nov. 16, 2023).
3. Excelics, "Excelics-Small-signal model," in Nonlinear Microwave Modeling: Assignment, GitHub repository, 2023. [Online]. Available: <https://github.com/ncardamone10/Nonlinear-Microwave-Modeling/blob/main/Assignment/Datasheets/Excelics-Small-signal%20model.pdf>
4. Excelics, "Excelics-Packaged model," in Nonlinear Microwave Modeling: Assignment, GitHub repository, 2023. [Online]. Available: <https://github.com/ncardamone10/Nonlinear-Microwave-Modeling/blob/main/Assignment/Datasheets/Excelics-Packaged%20model.pdf>
5. D. Gacio, "VALIDATION OF AN ANALYTICAL LARGE SIGNAL MODEL FOR AlGaN/GaN HEMT’s on Sic SUBSTRATES Ph.D. dissertation, Cornel1 University, 2000. [Online]. Available: <https://digibuo.uniovi.es/dspace/bitstream/10651/17922/6/TD_DavidGacio.pdf>
6. W. R. Curtice and M. Ettenberg, "A Nonlinear GaAs FET Model for Use in the Design of Output Circuits for Power Amplifiers," in IEEE Transactions on Microwave Theory and Techniques, vol. 33, no. 12, pp. 1383-1394, Dec. 1985, doi: 10.1109/TMTT.1985.1133229.
7. Excelics, "Excelics-Large-signal model," in Nonlinear Microwave Modeling: Assignment, GitHub repository, 2023. [Online]. Available: <https://github.com/ncardamone10/Nonlinear-Microwave-Modeling/blob/main/Assignment/Datasheets/Excelics-Large-signal%20model.pdf>
8. "Nonlinear Device Modeling," in Advanced Design System (ADS) 2012.08, Keysight Technologies, 2012, p. 284. [Online]. Available: [https://edadownload.software.keysight.com/eedl/ads/2012\_08/pdf/ccnld.pdf pg 284](https://edadownload.software.keysight.com/eedl/ads/2012_08/pdf/ccnld.pdf%20pg%20284)
9. S. Maas, "Fixing the Curtice FET Model," Microwave Journal, March 1, 2002. [Online]. Available: <https://www.microwavejournal.com/articles/print/3412-fixing-the-curtice-fet-model>