

RISC-V Assembly Test Infrastructure

Stephen Twigg
UC Berkeley

sdtwigg@eecs.berkeley.edu





Basic overview

- riscv-tests/isa/make
 - rv64ui-v-add
- Test Virtual Machines
 - Defines what capabilities test program needs from the processor, memory.
 - Separate folder in riscv-tests/isa for each
- 4 Target Environments
 - Defines what the surrounding test system looks like (multicore, virtual memory, interrupts)
 - Separate folder in riscv-tests-env for each



Test Virtual Machines

- Set of allowed instructions and registers
 - E.g. RVTEST_RV64UF
- Execution start and end
 - RVTEST_CODE_BEGIN, RVTEST_CODE_END
- Test data input
 - Invoked with the .data assembler directive
- Test output data
 - RVTEST_DATA_BEGIN, RV_TEST_DATA_END
 - Dump signature via +signature=[filename] (FESVR feature)



Set of Allowed Instructions

- Top-of-file Macro:
 - RVTEST_RV[32/64]U(F/V)
 - RVTEST_RV[32/64]S
- Adjusts execution scripts to turn on associated parts of processor
 - 32 -> decode as 32 bit instructions
 - F -> Floating point unit
 - V -> FPU and Accelerator (Hwacha assumed)
- Static checkers could check to ensure enclosed instructions subset of stipulated set
- e.g. RVTEST_RV32UV



Test Pass/Failure

- RVTEST_PASS, RVTEST_FAIL macros
 - Signal program is completed to fesvr and write error code to the tohost register
- RVTEST_CODE_END is RVTEST_PASS
- Unlikely Aside: Understanding tohost register
 - LSB indicates whether syscall (0) or termination (1)
 - All other bits are metadata
 - Notice how RVTEST_FAIL shifts error code left



Sample Simple Assembly Test (Execution 1/2)

```
#include "riscv test.h" # Hook into Target
Environment
RVTEST RV64U # Define TVM used by
program.
# Test code region.
RVTEST CODE BEGIN # Start of test code.
       lw x2, testdata
       addi x2, 1 # Should be 42 into $2.
            x2, result
       SW
    # Store result into memory overwriting 1s.
       li x3, 42 # Desired result.
       bne x2, x3, fail
    # Fail out if doesn't match.
       RVTEST PASS # Signal success.
fail:
       RVTEST FAIL
RVTEST CODE END # End of test code.
```



Sample Simple Assembly Test (Data 2/2)

```
# Input data section.
# This section is optional, and this
data is NOT saved in the output.
.data
        .align 3
testdata:
        dword 41
# Output data section.
RVTEST DATA BEGIN # Start of test
output data region.
        .align 3
result:
        -1
RVTEST DATA END
                    # End of test output
data region.
```



Four Target Environments

- Physical (p)
 - Physical memory
 - Only core 0 allowed to boot
- Physical-multicore (pm)
 - Physical memory
 - All cores allowed to boot
 - Special environment
- Physical-interrupt (pt)
 - Physical Memory
 - Only core 0 allowed to boot
 - Every 100 cycles a timer interrupt fires
- Virtual (v)
 - Virtual memory (small kernel for handling included)
 - Only core 0 allowed to boot



Advised mechanism for adding own tests

- Fork (or clone) riscv-tests
- Determine which test virtual machine you want
- Go into directory for associated TVM in riscv-tests/isa
- Add assembly file for your test
- Modify Makefrag for your test
 - Add your test name to either *_sc_tests or *_mc_tests



Fabricated riscv-tests/isa/rv64ui/Makefrag



Miscellaneous Information

- Target environment linker scripts
 - Execution begins at 0x2000
- Before core boot FESVR writes to 0x0
 - -0x0 = Size of memory in MB
 - -0x4 = Number of cores in the system
- riscv-tests/isa/macros contains many recipes for individual assembly tests



Sample Full Test (isa/rv32ui/add.S)

```
# See LICENSE for license details.
#********
# add.S
#
# Test add instruction.
#
#include "riscv test.h"
#include "test macros.h"
RVTEST RV32U
RVTEST CODE BEGIN
```



Start tests

```
# Arithmetic tests
TEST RR OP( 2, add, 0x00000000,0x00000000, 0x00000000);
            3, add, 0x00000002, 0x00000001, 0x00000001);
TEST RR OP(
TEST RR OP( 4, add, 0x0000000a, 0x00000003, 0x00000007
TEST RR OP( 5, add, 0xffff8000, 0x00000000, 0xffff8000
TEST RR OP( 6, add, 0x80000000, 0x80000000, 0x00000000
TEST RR OP( 7, add, 0x7fff8000, 0x80000000,
                                            0xffff8000
TEST RR OP( 8, add, 0x00007fff, 0x0000000, 0x00007fff
TEST RR OP( 9, add, 0x7ffffffff, 0x7ffffffff, 0x00000000
TEST RR OP( 10, add, 0x80007ffe, 0x7fffffff, 0x00007fff
TEST RR OP( 11, add, 0x80007fff, 0x80000000, 0x00007fff
            12, add, 0x7fff7fff,
                                 0x7fffffff, 0xffff8000
TEST RR OP(
TEST RR OP( 13, add, 0xfffffffff, 0x0000000, 0xfffffffff
           14, add, 0x00000000, 0xffffffff, 0x0000001
TEST RR OP(
TEST RR OP( 15, add, 0xfffffffe, 0xffffffff, 0xfffffffff
TEST RR OP( 16, add, 0x80000000, 0x00000001, 0x7ffffffff
```



More tests

```
.....
# Source/Destination tests
TEST RR SRC1 EQ DEST( 17, add, 24, 13, 11 );
TEST RR SRC2 EQ DEST( 18, add, 25, 14, 11 );
TEST RR SRC12 EQ DEST( 19, add, 26, 13);
# Bypassing tests
TEST RR DEST BYPASS( 20, 0, add, 24, 13, 11 );
TEST RR DEST BYPASS( 21, 1, add, 25, 14, 11);
TEST RR DEST BYPASS ( 22, 2, add, 26, 15, 11 );
TEST RR SRC12 BYPASS( 23, 0, 0, add, 24, 13, 11 );
TEST RR SRC12 BYPASS( 24, 0, 1, add, 25, 14, 11 );
TEST RR SRC12 BYPASS( 25, 0, 2, add, 26, 15, 11 );
TEST RR SRC12 BYPASS( 26, 1, 0, add, 24, 13, 11 );
TEST RR SRC12 BYPASS( 27, 1, 1, add, 25, 14, 11 );
TEST RR SRC12 BYPASS( 28, 2, 0, add, 26, 15, 11 );
TEST RR SRC21 BYPASS( 29, 0, 0, add, 24, 13, 11 );
TEST RR SRC21 BYPASS( 30, 0, 1, add, 25, 14, 11 );
TEST RR SRC21 BYPASS( 31, 0, 2, add, 26, 15, 11 );
TEST RR SRC21 BYPASS( 32, 1, 0, add, 24, 13, 11 );
TEST RR SRC21 BYPASS( 33, 1, 1, add, 25, 14, 11);
TEST RR SRC21 BYPASS( 34, 2, 0, add, 26, 15, 11 );
```



Final tests and end

```
TEST RR ZEROSRC1(35, add, 15, 15);
    TEST RR ZEROSRC2(36, add, 32, 32);
    TEST RR ZEROSRC12(37, add, 0);
    TEST RR ZERODEST(38, add, 16, 30);
    TEST PASSFAIL
RVTEST CODE END
    .data
RVTEST DATA BEGIN
TEST DATA
RVTEST DATA END
```



riscv-torture

- Currently private repository, elements subject to change before public release
- Generates random assembly tests
 - Interleaving small code-snippets into one large program
- Runs spike as golden model compares against other supplied chip emulators to compare
 - Copy state (registers, etc.) to test signature memory portion and compare these signatures