



What is ORCA?

- Family of RISC-V implementations
 - Highly parameterized
 - Ideally suited for FPGAs
 - Portable across FPGA vendors
 - Lattice, Altera, Xilinx, Microsemi
 - BSD license open source hardware







Lightweight Vector Extensions

Goals

- Area-optimized for tiny FPGAs
 - << 10,000 LUTs, no external RAM
- Performance ~10x
 - Eliminate loads, stores, loop overhead
- Natural extension to RISC V


Approach

- Add dedicated vector data scratchpad (on-chip, fast)
 - Ability to "repeat N times" for arithmetic instructions
 - Address generators to walk through vector data
- Re-use RISC-V ALU (save area)

Vector Instructions

Data-level parallelism


- 1D vectors
 - Extension: 2D, 3D matrices
- Vector operands are RISC-V scalar registers
 - Pointers into scratchpad
 - Address generators do useful work
- 32b data
 - Extension: 8b, 16b
 - Extension: Fixed-point



LVE Vector Instructions

```
Vadd
                   // I base instructions
          Vsub
Vs11
          Vsrl
                 Vsra
Vxor
          Vor
                 Vand
Vslt
          Vsltu
          Vmulh
                        // M instruction extension
Vmu1
Vdiv
          Vrem
                         // conditional move if zero/nonzero
Vcmv z
          Vcmv nz
Vtype
                         // sets data type, vector length
                        // optional extensions for 2D
Vset2Dsrc Vset2Ddst
Vset3Dsrc Vset3Ddst
                         //
                            and 3D matrices
```

System Model



- Vector instructions operate only on scratchpad
- Allocate a vector of 8 words

```
vbx_word_t *vsrc1 = vbx_sp_malloc( 32 );
```


API

Intrinsics

```
vbx_word_t *vsrc1 = vbx_sp_malloc( 32 );
vbx_set_vl( 8 );
vbx( VVW, VADD, vdst, vsrc1, vsrc2 ); // C, or
       VADD, vdst, vsrc1, vsrc2 ); // C++
vbxx(
                                  pointers into scratchpad
 Data
Memory
                                               Memory Bus
                                           ORCA
                       Scratchpad
                                  LVE
                                         Processor
                        Memory *
                                       (RV32I, RV32IM)
                                                       8
```

API

C++ Objects



Area and Performance





VectorBlox ORCA RV32IM

+ LVE

Area	2,900 LUTs 20 BRAMs	3,800 LUTs 20 BRAMs + scratchpad
Clock speed	17 MHz	17 MHz
FIR filter (32 taps)	15 cycles/tap	1.25 cycles/tap 12x speedup

FIR filter

RV32IM

94:

00008067


```
00000030 <scalar fir(long*, long*, long*, int, int)>:
        40e686b3
                                      a3,a3,a4
        06d05263
                             blez
                                      a3.98 <.L6>
        00269693
  38:
                             slli
                                     a3,a3,0x2
        00271e13
                                     t3,a4,0x2
  3c:
                             slli
        00d50eb3
                                     t4,a0,a3
  40:
                             add
        01c60e33
                             add
                                     t3,a2,t3
  44:
        00100f13
                             li.
                                     t5,1
```

```
0000004c <.L10>:
  4c:
        0005a683
                              lw
                                      a3,0(a1)
        00062803
                              lw
  50:
                                      a6,0(a2)
  54:
        00460793
                              addi
                                      a5,a2,4
  58:
        00058893
                              mv
                                      a7,a1
  5c:
        03068833
                              mu1
                                      a6, a3, a6
        01052023
                                      a6,0(a0)
  60:
                              sw
        02ef5263
                                      a4,t5,88 <.L11>
                              ble
00000068 <.L13>:
        0048a683
                              lw
                                      a3,4(a7)
        0007a303
                              lw
                                      t1,0(a5)
  6c:
        00478793
                              addi
                                      a5,a5,4
  70:
                              addi
  74:
        00488893
                                      a7,a7,4
                                      a3,a3,t1
  78:
        026686b3
                             mul
                                      a6,a6,a3 i
  7c:
        00d80833
                             add
  80:
        01052023
                             SW
                                      a6,0(a0)
                                      t3,a5,68 <.L13>
  84:
        fefe12e3
                             bne
00000088 <.L11>:
        00450513
                              addi
                                      a0,a0,4
  88:
        00458593
                              addi
                                      a1,a1,4
  8c:
                                      t4,a0,4c <.L10>
  90:
        faae9ee3
                              bne
```

ret

RV32IM + LVE

```
00000000 <vector fir(long*, long*, long*, int, int)>:
        000007b7
                                      a5,0x0
   0:
                             lui
        00e7a023
   4:
                                      a4,0(a5)
  8:
        40e686b3
                             sub
                                      a3,a3,a4
        02d05063
                                      a3,2c <.L1>
   c:
                             blez
  10:
        00269693
                             slli
                                      a3,a3,0x2
  14:
        00d586b3
                             add
                                      a3,a1,a3
```



RV32IM + LVE: 1 instruction + no stalls 20 bytes code

RV32IM: 8 instructions + stalls

72 bytes code

Looking Forward

- Scalable / future implementations
 - Add 2D+3D operations (faster outer loops)
 - Add halfword, byte level subword-SIMD (2x or 4x performance)
 - Add second ALU (2x performance)
 - Advanced conditional flags (area/performance TBD)
- Forwards-compatible
 - VectorBlox MXP accelerator for larger systems
- Why not "proposed" RISC-V vector extensions (Hwacha)?
 - Detailed RISC V vector proposal not yet released
 - LVE lower overhead than Hwacha
 - LVE flexible scratchpad: any number of vectors, any length
 - Can write composable vector libraries (not tied to named vector registers)

Conclusions

- ORCA RISC-V family is free, portable, FPGA-optimized
- RISC-V Lightweight Vector Extensions
 - Very low area overhead (< 1,000 LUTs)
 - Good performance (12x on FIR)
 - Scalable (another 2x to 8x faster)
 - Migration path to higher performance (MXP)
- Important advantages
 - Flexible / efficient use of vector data storage
 - Composable vector library functions

