
RISC-V Geneology



Tony Chen David A. Patterson

Electrical Engineering and Computer Sciences University of California at Berkeley

Technical Report No. UCB/EECS-2016-6 http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-6.html

January 24, 2016

Copyright © 2016, by the author(s).

All rights reserved.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission.

Introduction

RISC-V is an open instruction set designed along RISC principles developed originally at UC Berkeley¹ and is now set to become an open industry standard under the governance of the RISC-V Foundation (www.riscv.org). Since the instruction set architecture (ISA) is unrestricted, organizations can share implementations as well as open source compilers and operating systems. Designed for use in custom systems on a chip, RISC-V consists of a base set of instructions called RV32I along with optional extensions for multiply and divide (RV32M), atomic operations (RV32A), single-precision floating point (RV32F), and double-precision floating point (RV32D). The base and these four extensions are collectively called RV32G.

This report discusses the historical precedents of RV32G. We look at 18 prior instruction set architectures, chosen primarily from earlier UC Berkeley RISC architectures and major proprietary RISC instruction sets. Among the 122 instructions in RV32G:

- 6 instructions do not have precedents among the selected instruction sets,
- 98 instructions of the 116 with precedents appear in at least three different instruction sets.

If you are aware of instruction set architectures that are forefathers of RV32G instructions that we list with few or no precedents, please contact an author (pattrsn@cs.berkeley.edu).

Methodology

We consider instructions precedents if the instruction implements the same behavior as the corresponding RISC-V instruction. We label instructions that appear in at least three of the listed instruction set architectures *standard*, call instructions that appear in one or two *infrequent*, and those without precedent *unique*. The table below lists the 18 comparison instruction sets in this report.

Year Published	Instruction Set Architecture	Year Published	Instruction Set Architecture			
1964	CDC 6600 [1]	1992	DEC Alpha [12]			
1981	RISC I [2] / RISC II [3]	1992	MIPS III [13]			
1984	SOAR (RISC III) [4]	1992	IBM PowerPC [14]			
1984	Intel i960 [5]	1992	Torrent T0 [15][16][17]			
1985	IBM RP3 [6][7]	1994	MIPS IV [18]			
1987	ARMv2 [8]	1995	PA-RISC 2.0 [19]			
1988	SPUR (RISC IV) [9]	1997	Hitachi SH-4 [20]			
1990	DLX [10]	2002	ARMv6 [21]			
1990	SPARCv8 [11]	2003	Cray X1 [22]			

¹ Waterman, A., Lee, Y., Patterson, D.A. and Asanovic, K., 2011. The RISC-V instruction set manual, volume i: Base user-level ISA. *EECS Department, UC Berkeley, Tech. Rep. UCB/EECS-2011-62*.



1964	1981	1984	1984	1985	1987	1988	1990	1990	1992	1992	1992	1992	1994	1995	1997	2002	2003	2011
CDC	RISC I	SOAR	Intel		ARMv2	SPUR		SPARCv8	DFC	MIPS III	IBM		MIPS IV	PA-RISC	Hitachi	ARMv6		RISC V
6600	RISC II	SOAK	i960	IBM RP3 [±]	AKWIVZ	SPUR			Alpha		PowerPC	Torrent T0 ²		2.0	SH-4	AKIVIVO	Cray X1	
	LDHI				ADD ³		LHI	STHI		LUI		LUI	LUI	LDIL		ADD ³	EXTH	LUI AUIPC
RJ RJ		CALL	BAL BAL	BALI BALR	BL BL	JUMP/CALL JUMP_REGISTER	JAL JALR	JMPL JMPL		JAL JALR	BL BLR	JAL JALR	JAL JALR	BLR	JSR	BL BL	J	JAL JALR
EQ NE	JMPR JMPR	SKIP+CALL SKIP+CALL	BE BNE		BEQ BNE	CMP_BRANCH_LIKELY CMP_BRANCH_LIKELY	BEQ BNE	BICC	BEQ BNE	BEQ BNE	BEQ BNE	BEQ BNE	BEQ BNE	CMPB CMPB	BF BF	BEQ BNE	BZ BN	BEQ BNE
LT GE	JMPR IMPR	SKIP+CALL SKIP+CALL	BL BGE		BLT BGE	CMP_BRANCH_LIKELY CMP_BRANCH_LIKELY		BICC	BLT BGE		BLT BGE			CMPB CMPB	BF BF	BLT BGE	BLT BGE	BLT BGE
OL.	JMPR IMPR	SKIP+CALL SKIP+CALL	CMPOBGE CMPOBGE		000	CMP_BRANCH_LIKELY CMP_BRANCH_LIKELY		5,00	000		BLT BGE			CMPB CMPB	BF BF	500	BLT BGE	BLTU BGEU
	LDBS	LOADC	LDIB		LDRB	CMF_DRANCH_LIKELT	LB LH	LDSB	LDL	LB LH	LBZ LHZ	LB LH	LB	CMFD	MOV.B MOV.W	LDRSB	DOC	LB
SAI	LDS	LOAD	LDIS LD LDO8	LHA L LC	LDRB	LOAD_32	LW	LDSH LD LDUB	LDQ	LW	LWZ	LW	LH	LDW	MOV.L	LDRSH	W [ADDRESS] W. EXTB	LH
	LDSU		LDOS	LH			LHU	LDUH		LHU	LHA	LHU	LBU	LDB LDH		LDRB LDRH	W,EXTH	LHU
	STB STS		STIB	STC STH	STRB		SB SH	STB STH	STL	SB SH	STB STH	SB SH	SB SH	STB STH	MOV.B MOV.W	STRB STRH	EXTB, W EXTH, W	SB SH
SAi SXi	STL ADD	STORE ADD	ST	ST Al	STR ADD	STORE_32 ADD	SW ADDI	ADD	STQ ADD	SW ADDI	STW ADDI	SW ADDI	SW ADDI	STW ADDI	MOV.L ADD	STR ADD	[ADDRESS] W	SW ADDI
							SLTI			SLTI SLTIU		SLTI SLTIU	SLTI SLTIU					SLTI SLTIU
	XOR OR	XOR OR			EOR OR	XOR OR	XORI ORI	XOR OR	XOR BIS	XORI ORI	XORI ORI	XORI ORI	XORI		XOR OR	EOR OR	^	XORI ORI
	AND	AND		NILO	AND	AND	ANDI	AND	AND	ANDI	ANDI	ANDI	ANDI		AND SHLL	AND	8	ANDI
LXi	SLL	SLA		SLI	LSL	SLL	SLLI	SLL			SLW				/SHLL2/8/16 SHRL	LSL	<<	SLLI
	SRL	SRL		SRI	LSR	SRL	SRLI	SRL			SRW				/SHRL2/8/16	LSR	>>	SRLI
AXi IXi +	SRA ADD	SRA ADD	ADDI	SARI A	ASR ADD	SRA ADD	SRAI ADD	SRA ADD	ADD	ADD	SRAWI ADDI	FXADD/ADD	ADD	ADD	SHAR ADD	ASR ADD	+>>	SRAI ADD
IXi - LXi	SUB/SUBR SLL	SUB SLA	SUBI	S SL	SUB	SUBTRACT SLL	SUB	SUB	SUB SLL	SUB SLL	SUB	SUB SLL	SUB	SUB	SUB SHAD	SUB LSL	- <<	SUB SLL
							SLT			SLT SLTU		SLT SLTU	SLT SLTU					SLT SLTU
BXi	XOR	XOR	XOR	XOR	EOR	XOR	XOR	XOR	XOR	XOR	XORI	XOR	XOR	XOR	XOR SHRL	EOR	^	XOR
DV:	SRL	SRL	SHRO	SR	LSR	SRL	SRL	SRL	SRL	SRL	SRW	SRL	SRL		/SHRL2/8/16	LSR	>>	SRL
BXi BXi	SRA OR	SRA OR	SHRI OR	SAR OR	ASR ORR	SRA OR	SRA OR	SRA OR	SRA BIS	SRA ORI	SRAW ORI	SRA ORI	SRA ORI	OR	SHAD OR	ASR ORR	+>>	SRA OR
BXi	AND	AND	AND	N	AND	AND	AND	AND	AND MB	AND SYNC	SYNC	AND SYNC	SYNC	AND SYNC	AND	AND	& GSYNC	AND FENCE
		TRAP	CALLS	SVC	SWI	CALL_KERNEL	TRAP	TRAP	CALL_PAL IMB CALL_PAL	SYSCALL	ISYNC SC	SYSCALL	SYSCALL	FIC B,GATE	TRAPA	SWI	LSYNC SYSCALL	FENCE.I SCALL
		TRAP	MARK	SVC	SWI	CALL_KERINEL	TRAP	TRAP	GENTRAP CALL PAL BPT	BREAK	3C	BREAK	BREAK	BREAK	BRK	BKPT	BREAK	SBREAK
								RDASR	RPCC								AI CK	RDCYCLE RDCYCLEH
								RDASR			MFSPR MFSPR						AI CK	RDTIME RDTIMEH
								RDASR			MITORK							RDINSTRET RDINSTRETH
			MULI		MUL		MULT	SMUL	MUL	MULT	MULLW	MULT/FXMUL	MULT		MUL.L	MUL	*	MUL
								SMUL		MULT	MULHW	MULT/FXMUL FXMUL	MULT			SMULL	HI*	MULH MULHSU
			MULO				DIV	SDIV	UMULH	MULTU	MULHWU	MULTU/FXMUL DIV	MULTU	XMPYU		UMULL	1	MULHU
			DIVO REMO				DIVU	UDIV		DIVU	DIVWU	DIVU	DIVU					DIVU
			SYNLD	FETCH & STORE				LDSTUB LDSTUB	LDL_L STL_C	LL SC	LWARX STWCX	LL SC	LL SC			LDREX		LR.W SC.W
			ATADD	FETCH & ADD				SWAP	0.020		0.110		-			SWP	ACSWAP AADD	AMOSWAP.W AMOADD.W
			ATADD	FETCH & AND													AFAX AFAX	AMOXOR.W AMOAND.W
				FETCH & OR													AFAX	AMOOR.W
				FETCH & MIN FETCH & MAX														AMOMIN.W AMOMAX.W
																		AMOMINU.W AMOMAXU.W
SAI SAI				WTFR RDFR	LDF	LOAD_SINGLE STORE_SINGLE	LF SF	LDF STF	LDS STS	LWC1 SWC1	LFS STFS	LWC1 SWC1	SWC1	FLDW FSTW	FMOV FMOV	FLDS FSTS	S [ADDRESS] S	FLW FSW
											FMADDS FMSUBS		MADD.S MSUB.S	FMPYFADD	FMAC	FMACS FMSCS		FMADD.S FMSUB.S
											FNMSUBS FNMADDS		NMSUB.S NMADD.S	FMPYSUB FMPYNFADD		FNMSCS FNMACS		FNMSUB.S FNMADD.S
FXi +			ADDR	ADDS SUBS	ADF SUF	FADD FSUB	ADDF SUBF	FADDs	ADDS SUBS	ADD.S SUB.S	FADDS FSUBS	ADD.S SUB.S	ADD.S SUB.S	FADD FSUB	FADD FSUB	FADDS FSUBS	+	FADD.S FSUB.S
FXi *			MULR	MULS	MUF	FMUL	MULTF	FSUBs FMULs	MULS	MUL.S	FMULS	MUL.S	MUL.S	FMPY	FMUL	FMULS	-	FMULS FDIV.S
FXi /			SQRTR	DIVS	DVF SQT	FDIV	DIVF	FDIVs FSQRTs	DIVS	DIV.S SQRT.S	FDIVS	DIV.S SQRT.S	DIV.S SQRT.S	FDIV FSQRT	FDIV FSQRT	FDIVS FSQRTS	SQRT	FSQRT.S
			CPYSRE ⁴ CPYRSRE ⁴			FNEGATE			CPYS CPYSN								CPYS	FSGNJ.S FSGNJN.S
											FSEL ⁵							FSGNJX.S FMIN.S
			CVTRI	FSW/RSW/TSW	FIX	EXTENDED_TO_INT ⁶	CVTF2I	FsTOi		CVT.W.S	FSEL ⁵ FCTIW	CVT.W.S	CVT.W.S	FCNV	FTRC	FTOSIS	W, S	FMAX.S FCVT.W.S
					RFS	FROM_FPU	MOVFP2I			MFC1	FMR	MFC1	MFC1	FCNV		FTOUIS FMRS		FCVT.WU.S FMV.X.S
			CMPR CMPR		CMF		EQF LTF	FCMPs FCMPs		C.EQ.S C.LT.S	FCMPO FCMPO	C.EQ.S C.LT.S	C.EQ.S C.LT.S	FCMP FCMP	FCMPEQ FCMPGT			FEQ.S FLT.S
			CLASSR		CMF		LEF	FCMPs		C.LE.S	FCMPU	C.LE.S	C.LE.S	FCMP			<=	FLE.S FCLASS.S
			CEACSK	CWS	FLT	INT_TO_EXTENDED ⁶	CVTI2F	FiTOs	CVTQS	CVT.S.W		CVT.S.W	CVT.S.W	FCNV	FLOAT	FITOS	W, S	FCVT.S.W
					WFS	TO_FPU	MOVI2FP	0.00			FMR			FCNV	FSTS	FUITOS FMSR		FCVT.S.WU FMV.S.X
				RDSTR/WTSTR				STFSR /LDFSR	MF_FPCR /MT_FPCR	CFC1/CTC1		CFC1/CTC1	CFC1/CTC1	FLDWX /FSTWX			AI CK/CI AK	FRCSR
				RDSTR				STFSR STFSR	MF_FPCR MF_FPCR	CFC1 CFC1		CFC1 CFC1	CFC1 CFC1	FLDWX FLDWX			AI CK	FRRM FRFLAGS
								LDFSR	MT_FPCR	CTC1		CTC1	CTC1	FSTWX			ROUND/TRUNC /CEIL/FLOOR	FSRMI
641				WTSTR		1010 00:0:5	1,5	LDFSR	MT_FPCR	CTC1	150	CTC1	CTC1	FSTWX	CMCCC	0.00	CLAK	FSFLAGSI
SAi SAi				WTFR RDFR		LOAD_DOUBLE STORE_DOUBLE	LD SD	LDDF STDF	STT	LDC1 SDC1	LFD STFD	LDC1 SDC1	LDC1 SDC1	FLDD FSTD	FMOV FMOV	FLDD FSTD	D [ADDRESS] [ADDRESS] D	FLD FSD
											FMADD FMSUB		MADD.D MSUB.D	FMPYFADD		FMACD FMSCD		FMADD.D FMSUB.D
											FNMSUB FNMADD		NMSUB.D NMADD.D	FMPYSUB FMPYNFADD		FNMSCD FNMACD		FNMSUB.D FNMADD.D
DXi + DXi -			ADDR SUBR	ADDL SUBL	ADF SUF	FADD FSUB	ADDD SUBD	FADDd FSUBd	ADDT SUBT	ADD.D SUB.D	FADD FSUB	ADD.D SUB.D	ADD.D SUB.D	FADD FSUB	FADD FSUB	FADDD FSUBD	+	FADD.D FSUB.D
DXi *			MULR	MULL	MUF	FMUL FDIV	MULTD DIVD	FMULd FDIVd	MULT	MUL.D DIV.D	FMUL FDIV	MUL.D DIV.D	MUL.D DIV.D	FMPY FDIV	FMUL FDIV	FMULD FDIVD	*	FMUL.D FDIV.D
DAI J			SQRTRL	UITE	SQT	1014	2140	FSQRTd	CPYS	SQRT.D	1011	SQRT.D	SQRT.D	FSQRT	FSQRT	FSQRTD	SQRT CPYS	FSQRT.D FSGNJ.D
			CPYSRE ⁴ CPYRSRE ⁴						CPYSN								Cris	FSGNJN.D
											FSEL ⁵							FSGNJX.D FMIN.D
				CLS			CVTD2F	FdTOs	CVITS	CVT.S.D	FSEL ⁵	CVT.S.D	CVT.S.D	FCNV	FCNVDS	FCVTDS	S, D	FMAX.D FCVT.S.D
			CMPRL	CSL	CMFE		CVTF2D EQD	FsTOd FCMP	CMPTEQ	CVT.D.S C.EQ.D		CVT.D.S C.EQ.D	CVT.D.S C.EQ.D	FCNV FCMP	FCNVSD FCMPEQ	FCVTSD	D, S	FCVT.D.S FEQ.D
			CMPRL		CMFE		LTD	FCMP FCMP	CMPTLT CMPTLE	C.LT.D C.LE.D		C.LT.D C.LE.D	C.LT.D C.LE.D	FCMP FCMP	FCMPGT		< <=	FLT.D FLE.D
			CLASSRL	FLW/RLW/TLW	FIX	EXTENDED_TO_INT ⁶	CVTD2I	FdTOi	CVTTQ	CVT.W.D	FCTIW	CVT.W.D	CVT.W.D	FCNV	FTRC	FTOSID	W, D	FCLASS.D FCVT.W.D
				CWL			CVTI2D	FiTOd	CVTQT	CVT.D.W	CIII	CVT.D.W	CVT.D.W	FCNV	FLOAT	FTOUID	D, W	FCVT.WU.D
No.				CWL	FLT	EXTENDED_TO_INT ⁶	CVIIZD	FITOR	CVIQI	CVI.D.W		CV1.U.W	CVI.D.W	FCNV FCNV	FLUAT	FSITOD FUITOD	U, W	FCVT.D.WU FCVT.D.WU

Results

The table on the prior page lists all the RV32G instructions in the rightmost column, with the 18 earlier ISAs in the columns to the left. The relevant precedents of an RV32G instruction are listed in each row. Some instruction sets contain multiple instructions that implement similar behavior to a RISC-V instruction, so we list them all using a "/" to separate them

Standard RV32G Instructions

The following 98 of the 122 RV32G instructions are considered standard instructions, common to almost all instruction set architectures.

annost an instruction	on set architectures.		
1. LUI	26. SRAI	51. SC.W	76. FRFLAGS
2. JAL	27. ADD	52. AMOSWAP.W	77. FSRMI
3. JALR	28. SUB	53. AMOADD.W	78. FSFLAGSI
4. BEQ	29. SLL	54. FLW	79. FLD
5. BNE	30. SLT	55. FSW	80. FSD
6. BLT	31. SLTU	56. FMADD.S	81. FMADD.D
7. BGE	32. XOR	57. FMSUB.S	82. FMSUB.D
8. BLTU	33. SRL	58. FNMSUB.S	83. FNMSUB.D
9. BGEU	34. SRA	59. FNMADD.S	84. FNMADD.D
10. LB	35. OR	60. FADD.S	85. FADD.D
11. LH	36. AND	61. FSUB.S	86. FSUB.D
12. LW	37. FENCE	62. FMUL.S	87. FMUL.D
13. LBU	38. FENCE.I	63. FDIV.S	88. FDIV.D
14. LHU	39. SCALL	64. FSQRT.S	89. FSQRT.D
15. SB	40. SBREAK	65. FSGNJ.S	90. FSGNJ.D
16. SH	41. RDCYCLE	66. FSGNJN.S	91. FSGNJN.D
17. SW	42. RDTIME	67. FCVT.W.S	92. FCVT.S.D
18. ADDI	43. RDINSTRET	68. FMV.X.S	93. FCVT.D.S
19. SLTI	44. MUL	69. FEQ.S	94. FEQ.D
20. SLTIU	45. MULH	70. FLT.S	95. FLT.D
21. XORI	46. MULHU	71. FLE.S	96. FLE.D
22. ORI	47. DIV	72. FCVT.S.W	97. FCVT.W.D
23. ANDI	48. DIVU	73. FMV.S.X	98. FCVT.D.W
24. SLLI	49. REMU	74. FRCSR	
25. SRLI	50. LR.W	75. FRRM	

Infrequent RV32G Instructions

Here are six categories containing 18 RV32G instructions that have one or two precedents.

• AUIPC - Add Upper Immediate to PC

The ARM instruction set contains a versatile ADD instruction which can shift and add an immediate to a register. Register R15 has been the program counter register as early as ARMv2.

• RDTIMEH - write a 32-bit register with the value from bits 63-32 of the counter containing the the wall clock time (TIME).

Move From Time Base Upper (MFTBU) in PowerPC is the precedent.

• MULHSU - returns the upper 32 bits of the 64-bit product for signed×unsigned integer operand multiplication.

The precedent instruction was FXMUL from the Torrent computer.

• FMAX.{S/D}/FMIN.{S/D}/FCLASS.{S/D} - FMIN.S/D and FMAX.S/D write the smaller or larger of rs1 and rs2 to rd. FCLASS.S/D examines the value in rs1 and writes to integer register rd a 10-bit mask that indicates the Fl. Pt. number class.

The instructions are recommended in the IEEE 754-1985 standard, but were not required until the IEEE 754-2008 revision. IBM PowerPC implements FMAX and FMIN using its FSEL instruction. The Intel i960 implemented the recommended FCLASS instruction.

• FCVT.WU.{S/D},FCVT.{S/D}.WU - convert floating point to unsigned integers and unsigned integers to floating point.

PA-RISC 2.0 implemented these instructions in 1995, but many instruction sets emulate these instructions as shown below:

```
\begin{aligned} \max &= 0x80000000 \\ \text{if } &(f < max) \ u = float2int(f); \\ \text{else } &u = max + float2int(f - max); \end{aligned}
```

• AMO{AND/OR/XOR/MIN/MAX}.W - atomic memory operation (AMO) instructions perform read-modify-write operations for synchronization.

IBM RP3 implemented fetch-and-AND, fetch-and-OR, fetch-and-MIN, and fetch-and-MAX. RP3 is based on the IBM RT/PC instruction set. AMOXOR appeared only in the Cray X1 architecture.

Unique RV32G Instructions

Here are the three categories containing the six RV32G instructions that have no known precedents.

- AMO{MINU/MAXU}.W AMO instructions perform read-modify-write operations. The unsigned versions of minimum and maximum (AMOMINU and AMOMAXU) do not appear in any of the listed instruction sets.
 - RD{CYCLEH/INSTRETH} write a 32-bit register with the value from bits 63-32 of the counter containing the number of clock cycles (CYCLE) or the number of instructions retired (INSTRET).

The RISC-V performance counters are 64 bits wide, but RV32G is a 32-bit ISA. To accommodate these counters, they must be read in 32-bit chunks. Performance counters are often implementation specific, so many instruction sets only provide methods to supply these operations.

• FSGNJX.{S/D} - takes all bits except the sign bit from operand rs1, with the sign bit set from the XOR of the sign bits of operands rs1 and rs2.

An instruction that has no precedent in the listed ISAs, FSGNJX can be used to perform the floating point pseudo-op, FABS, which takes the absolute value of the floating point number in a source register and stores it in the destination register.

Conclusion

Half of the infrequent floating-point instructions were suggested but not required floating-point operations in the IEEE 754-1985 standard, thus did appear in many instruction sets. In the future, we will try to find more precedents for the 18 infrequent instructions and the 6 unique ones. If you have suggestions, please contact an author (pattrsn@cs.berkeley.edu).

Bibliography

- [1] Control Data 6400/6500/6600 Computer Systems Reference Manual, 4th ed., Control Data Corp., St. Paul, MN, Feb. 1967 [Online]. Available: http://www.ygdes.com/CDC/cdc6600.html
- [2] C. H. Séquin and D. A. Patterson, "Design and Implementation of RISC I," University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-82-106, Oct. 1982, [Online]. Available: http://www.eecs.berkeley.edu/Pubs/TechRpts/1982/5449.html
- [3] R. W. Sherburne et al., "A 32-Bit NMOS Microprocessor with a Large Register File," *IEEE J. Solid-State Circuits*, vol. SC-19, no. 5, pp. 682-689, Oct. 1984.
- [4] A. D. Samples et al., "SOAR Architecture," University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-85-226, 1985, [Online]. Available: http://www.eecs.berkeley.edu/Pubs/TechRpts/1985/5940.html
- [5] 80960 Programmer's Reference Manual, Intel Corp., Santa Clara, CA, 1988, [Online]. Available: http://www.bitsavers.org
- [6] G. S. Almasi and S. L. Harvey, "RP3," in International Specialist Seminar on the Design and Application of Parallel Digital Processors, Lisbon, Portugal, 1988, pp. 67-73.
- [7] W. C. Brantley et al., "The RP3 Processor-Memory Element," in Proc. 1985 International Conf. on Parallel Processing, 1985, pp. 782-789.
- [8] P. J. Cockerell, ARM Assembly Language Programming. Hemel Hempstead, England: Computer Concepts Ltd., 1987.

- [9] M. D. Hill et al., "SPUR: A VLSI Multiprocessor Workstation," University of California, Berkeley, Berkeley, CA, Tech. Rep. UCB/CSD-86-273, Dec. 1985, [Online]. Available: http://www.eecs.berkeley.edu/Pubs/TechRpts/1985/6083.html
- [10] J. L. Hennessy and D. A. Patterson, "The DLX Architecture," in *Computer Architecture: A Quantitative Approach*. San Mateo, CA: Morgan Kaufmann Publishers, Inc., 1990, pp. 160-167.
- [11] The SPARC Architecture Manual Version 8, SPARC International, Inc., Menlo Park, CA, 1992, [Online]. Available: http://www.gaisler.com/doc/sparcv8.pdf
- [12] Alpha Architecture Reference Manual, Digital Equipment Corp., Burlington, MA, 1992, [Online]. Available: http://www.bitsavers.org
- [13] MIPS R4000 Microprocessor User's Manual, 2nd ed., MIPS Technologies, Inc., Mountain View, CA, 1994, [Online]. Available: http://groups.csail.mit.edu/cag/raw/documents/R4400_Uman_bo ok_Ed2.pdf
- [14] The PowerPC Architecture: A Specification for a New Family of RISC Processors, 2nd ed., International Business Machines, Inc., Austin, TX, 1994, [Online]. Available: http://www.bitsavers.org
- [15] K. Asanovic and J. Beck, "Torrent Architecture Manual," UC Berkeley, Tech. Rep. UCB/CSD-97-930, Jan. 1997.www.eecs.ber keley.edu/Pubs/TechRpts/1997/5413.html
- [16] R6000 CPU Chip Spec, MIPS Computer Systems, Inc., Sunnyvale, CA, 1987, [Online]. Available: https://www.linux-mips.org/wiki/R6000
- [17] R6010 CPU Floating-Point Controller, MIPS Computer Systems, Inc., Sunnyvale, CA, 1987, [Online]. Available: https://www.linux-mips.org/wiki/R6000
- [18] MIPS IV Instruction Set, 3rd ed., MIPS Technologies, Inc., Mountain View, CA, 1995, [Online]. Available: http://www.cs.cmu.edu/afs/cs/academic/class/15740-f97/public/doc/mips-isa.pdf
- [19] PA-RISC 2.0, Hewlett-Packard Company, 1995, [Online]. Available: https://parisc.wiki.kernel.org/index.php/Technical_Documentation
- [20] SH-4 CPU Core Architecture, STMicroelectronics and Hitatchi, Ltd., 2002, [Online]. Available: http://www.st.com/st-web-ui/static/active/en/resource/technical/document/user_manual/CD00147165.pdf
- [21] ARM Architecture Reference Manual, Rev. I, ARM, Ltd., Cambridge, England, 2005.
- [22] Cray Assembly Language (CAL) for Cray X1 Systems Reference Manual, Cray Inc., 2003, [Online]. Available: http://docs.cray.com/books/S-2314-51