

The Ultra-Low Power Open-source Core to Accelerate the Spreading of RISC-V in China

bob_hu@nucleisys.com
June 2018

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

Personal Introduction

Bob Hu bob_hu@nucleisys.com

Highlights

• Over 10 years of ASIC design and verification experiences with <u>8 years of CPU industry</u> experiences

Education Background

• Master of Microelectronics, Bachelor of EE, Shanghai Jiaotong University

Work Experiences

•	2018 ~ Now	Founder, Nuclei System Te	chnology
---	------------	---------------------------	----------

- 2017 ~ 2018 Processor Architect, Wuhan Silicon Integrated
- 2016 ~ 2017 ASIC Director, Bitmain Al processor
- 2012 ~ 2016 R&D Manager, Synopsys ARC processor IP
- 2010 ~ 2012 Senior CPU Designer, Marvell



"硅农亚历山大"

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

The Status of RISC-V in China

Positive and Negative Status

Positive Status

- The ecosystem from industry and community growing very quickly in China Mainland
- More and more people start to know RISC-V

Negative Status

- Very few people know RISC-V before year 2018
- Very few people understand RISC-V
 - Many people even now treat RISC-V equal to another free and open-source Core
 - The most frequently asked question I heard is: I heard there is a RISC-V, then where can I download that "free core"?——

 Makes me dont know how to answer this question...
 - Very few people can understand the profound effect of RISC-V to China semiconductor industry
- Very few RISC-V cores developed by China player
- Very few Chinese materials (include hardware and embedded software tools) for beginners
- Very few Schools have already used RISC-V to educate in the classroom
- Very few professional RISC-V processor IP company in China

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

Our Passions and Contributions

Negative Situations

- Very few RISC-V cores developed by China player
- Very few people know RISC-V before year 2018
- Very few people understand RISC-V
- Very few Chinese materials (include hardware and embedded software tools) for beginners
- Very few Schools have already used RISC-V to educate (Starting Ongoing)
- Very few professional RISC-V processor IP company in China

Our Works to Improve Them

- We developed and open-sourced
 Hummingbird E203 core
- I Started a WeChat subscription number(微信公众号)to popularize RISC-V concepts
- I published the 1st Chinese RISC-V book
- I am ongoing to publish 2nd Chinese RISC-V book
- We are promoting Hummingbird E203 into the education fields
- We have established one start-up Company now!





2nd Book

RISC-V架构与 嵌入式 开发快 速入门 (RISC-V Embedded Quick Start)

The 1st open-source RISC-V Core from China Mainland

https://github.com/SI-RISCV/e200_opensource

Hummingbird E200 Opensource Processor Core

About

This repository hosts the project for open-source hummingbird E200 RISC processor Core.

The Hummingbird E200 core is a two-stages pipeline based ultra-low power/area implementation, which has both performance and areas benchmark better than ARM Cortex-M0+ core, makes the Hummingbird E200 as a perfect replacement for legacy 8051 core or ARM Cortex-M cores in the IoT or other ultra-low power applications.

To boost the RISC-V popularity and to speed up the IoT development in China, we are very proud to make it open-source. It is the first open-source processor core from China mainland with industry level quality and state-of-art CPU design skills to support RISC-V instruction set.

Our ambition is to make "Hummingbird E200" become next 8051 in China, please go with us to make it happen.

Usages and Applications

The open-source Hummingbird E200 core can be a perferct candidate for the following fields:


- · Replace legacy 8051 core for better performance.
- Replace Cortex-M core for lower cost.
- Also, the Hummingbird E200 core as a simple ultra-low power core and SoC, which is "蜂鸟虽小、五脏俱全", with
 detailed Docs and Software/FPGA Demos, hence, it will be a perfect example for lab practice in university or entry-level
 studying.

Detailed Introduction

We have provided very detailed introduction and quick start-up documents to help you ramping it up.

The detailed introduction and the quick start documentation can be seen from e200 opensource/doc directory.

By following the guidences from the doc, you can very easily start to use Hummingbird E200 processor core and demo SoC.



WeChat subscription number (微信公众号)



实例讲解进驻Google两位大神主推的异构计算与RISC-V

John Hennessy和David Patterson两位计算机体系结构的泰山北斗双双进驻Google



大道至简——RISC-V架构之魂(上)

本文为《RISC-V CPU设计》专栏和《RISC-V嵌入式软件开发》专栏系列文章之一



大道至简——RISC-V架构之魂(中)

本文为《RISC-V CPU设计》专栏和《RISC-V嵌入式软件开发》专栏系列文章之一



大道至简——RISC-V架构之魂(下)

本文为《RISC-V CPU设计》专栏和《RISC-V嵌入式软件开发》专栏系列文章之一。



八一八处理器流水线(上)?

本文将讨论处理器的一个重要的基础知识:"流水线"。本文将简要介绍处理器的一些



八一八处理器流水线(下)?

本文将讨论处理器的一个重要的基础知识:"流水线"。本文将简要介绍处理器的一些



动如脱兔,静若处子——处理器低功耗设计的诀窍

低功耗机制对于处理器而言至关重要。本章将对处理器的低功耗技术加以概述。



市,越来越多的爱好者开始使用开源的蜂鸟E203 RISC-V处理核,很多初学者留言询问有关RISC-V工具链使用的问题,因此本公众号将开始陆续发表若干篇有关RISC-V软件工具链使用的文章,包括:


- RISC-V嵌入式开发准备篇1:编译过程简介
- RISC-V嵌入式开发准备篇2: 嵌入式开发的特点介绍
- RISC-V嵌入式开发入门篇1: RISC-V GCC工具链的介绍
- RISC-V嵌入式开发入门篇2: RISC-V汇编语言程序设计
- RISC-V嵌入式开发上手篇:基于HBird-E-SDK平台的软件开发与运行
- RISC-V嵌入式开发实践篇:运行开源蜂鸟E200 MCU更多示例程序
- RISC-V嵌入式开发新奇篇:基于Windows Eclipse IDE的软件开发与运行
- RISC-V嵌入式开发升华篇:基于开源蜂鸟E200 MCU移植RTOS

1.2

1.4

1.5

The 1st Chinese RISC-V Book in China



第一部分 CPU与RISC-V 综述

一文读懂 CPU 之三生三世2	1.6	The second secon
眼看他起高楼,眼看他宴宾客,眼看		免费计划28
	1.7	旧时王谢堂前燕,飞入寻常百姓家——
他楼塌了——CPU 众生相3		你也可以设计自己的处理器28
1.1.1 ISA——CPU 的灵魂4		
1.1.2 CISC 与 RISC5	第2章	大道至简——RISC-V 架构之魂 ··· 29
1.1.3 32 位与 64 位架构6	500	
1.1.4 ISA 众生相6	2.1	简单就是美——RISC-V 架构的设计
1.1.5 CPU 的领域之分10		哲学30
ISA 请扛起这口锅——为什么国产		2.1.1 无病一身轻 架构的篇幅 … 30
CPU 尚未足够成功12		2.1.2 能屈能伸——模块化的
1.2.1 MIPS 系——龙芯和君正12		指令集32
1.2.2 x86 系——北大众志、兆芯和		2.1.3 浓缩的都是精华——指令的
海光13		数量32
1.2.3 Power 系——中晟宏芯·······13	2.2	RISC-V 指令集架构简介33
1.2.4 Alpha 系——申威————14		2.2.1 模块化的指令子集
1.2.5 ARM 系——飞腾、华为海思、		2.2.2 可配置的通用寄存器组 34
展讯和华芯通14		2.2.3 规整的指令编码34
1.2.6 背锅快 ISA15		2.2.4 简洁的存储器访问指令 34
		2.2.5 高效的分支跳转指令 35
人生已是如此艰难,你又何必拆穿		2.2.6 简洁的子程序调用 36
——CPU 从业者的无奈·······17		2.2.7 无条件码执行 37
无敌是多么寂寞——ARM 统治着的		2.2.8 无分支延迟槽37
世界18		2.2.9 零开销硬件循环 38
1.4.1 独乐乐与众乐乐——ARM 公		2.2.10 简洁的运算指令
司的盈利模式18		2.2.11 优雅的压缩指令子集 39
1.4.2 小个子有大力量——无处不在		2.2.12 特权模式40
的 Cortex-M 系列21		2.2.13 CSR 寄存器40
1.4.3 移动王者——Cortex-A 系列在		2.2.14 中断和异常40
手持设备领域的巨大成功23		2.2.15 矢量指令子集40
1.4.4 进击的巨人——ARM 进军 PC		2.2.16 自定制指令扩展41
与服务器领域的雄心25		2.2.17 总结与比较
东边日出西边雨, 道是无晴却有晴——	2.3	
RISC-V 登场25	2.3	RISC-V 软件工具包 建安亚历山经



The book Introduced in: https://mp.weixin.qq.com/s/eECYepzO8c_FS_I9u2zIaA

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

Overview of Hummingbird E203 Core


The 1st Open-Source RISC-V in China

Hummingbird Ultra-Low-Power Processor Core

- Ultra low-area 32bits RISC-V processor core
- Two pipeline stages
- Support RV32IMAC architecture
- Area and Power in rival to Cortex M0/M0+/M3
- Integrated ITCM (Instruction Tightly Coupled Memory) and DTCM (Data Tightly Coupled Memory)
- Open-sourced in Github https://github.com/SI-RISCV/e200_opensource

Application Domains

- General or specified MCU core
- Mix-signal Chip controller core
- SoC controller core





- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

Pipeline Details

Main Pipeline is two Stages

Optimized for Area, timing and power





ITCM and DTCM is integrated inside Core

Interfaces

Master Interfaces

- Fast-IO Interface
- System Bus Interface
- Private Peripheral Interface

Slave Interface


- ITCM External Interface
- DTCM External Interface

Interrupt Interface

Interface with platform level interrupt controller

Debug Interface

Interface with Debug-Module



Comparison

Hummingbird E203 in Comparison with ARM Cortex M0/M0+

	Cortex-M0	Cortex-M0+	Hummingbird E203			
Dhrystone DMIPS/MHz	• 0.84	• 0.93	• 1.23			
CoreMarks/MHz	• 1.62	• 1.77	• 2.15			
Minimal Configuration (Gates)	• 12K	• 12K	• 12K (Typical Config 18K)			
Pipeline Stages	 3 stages 	• 2 stages	2 stages			
Hardware Multiplier	 Yes (Configurable for cycles implementatio 	single-cycle or Multi- ns)	Yes (Multi-Cycles Implementation)			
Hardware Divider	• No		 Yes (Multi-Cycles Implementation) 			
 ITCM and DTCM No embedded ITCM and DTCM, need customer to integrate by themselves 			 Provide embedded ITCM (64bits wide) and DTCM to easy customer 			
Note:	3					

note:

Besides open-sourced Hummingbird E203, there are commercial version (Nuclei N200 Series) which can contact Bob Hu by adding WeChat subscription number (微信公众号: 硅农亚历山大)

Features

• Instruction Set Architecture Features:


- Supporting architecture RV32IMAC
- Supporting Machine Mode Only
- Supporting Interrupts, PLIC, Timer

Highlighted Open-source Features

- Basic JTAG interactive debug support
- Together with typical fully SoC open-sourced
- FPGA demo supported with detailed doc
- Embedded software SDK and demo provided


Note:

Will be introduced later with more details



Interfaces Protocol

- The open-source version use Self-defined ICB interface
 - Very simple, combined the merits of AHB and AXI, very easy to be converted to AHB/AXI/APB



NOTE:

The commercial version provide AHB/AXI/APB interfaces configurable

Coprocessor Extension


The EAI (Extended Accelerator Interface)

- Four Channels protocol defined
- Extended Instruction accelerator just need to follow the protocol
- The extended Instructions can just use the reserved "custom" instructions inline into the C/C++ program, no need to change the compiler toolchain

NOTE:

- The EAI Interface is not yet open-sourced (the intern student is wanted)
- The commercial version provide EAI

Four-Channels Coprocessor Interface



- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

The Published 1st Chinese RISC-V Book

Contents of Book

 All Other Detailed Information can be seen from the book



第三部分 使用 Verilog 进行仿真和在 FPGA SoC 原型上运行软件

	भिग	录部分	RISC	J-V 5	米 构计	还	
付录	Α	RISC-V	架构指	令集:	介绍…		342
付录	В	RISC-V	架构 C	SR 寄	存器介	绍	374
付录	С	RISC-V	架构的	PLI(介绍		384
付录	D	存储器	莫型背景	景介绍	}		392
付录	E	存储器原	京子操作	指令	背景介	绍	397
付录	F	RISC-V	指令编	码列	表		400

RISC-V 伪指今列表------404

第17章	冒个烟先——运行 Verilog
	仿真测试292
第18章	套上壳子上路——实现 SoC 和
	FPGA 原型302
第19章	画龙点睛——运行和调试软件
	示例321
第20章	是骡子是马?拉出来遛遛——
	运行跑分程序 332

手把手教你使用 ∀erilog 设计 CPU
第5章 先见森林,后观树木——蜂鸟E200
设计总览和顶层介绍65
第6章 流水线不是流水账——蜂鸟 E200
流水线介绍78
第7章 万事开头难吗——一切从取指令
开始88
第8章 一鼓作气,执行力是关键——
执行117
第9章 善始者实繁,克终者盖寡——
交付161
第 10 章 让子弹飞一会儿——写回 170
第 11 章 哈弗还是比亚迪——
存储器架构178
第 12 章 黑盒子的窗口——总线接口
单元 BIU203
第13章 不得不说的故事——中断和异常…217
第 14 章 最不起眼的,其实是最难的——
调试机制246
第 15 章 动如脱兔,静若处子——
低功耗的诀窍 260
第 16 章 工欲善其事,必元利其器

RISC-V 可扩展协处理器 276

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V


The Board for Hummingbird E203

FPGA-based MCU Board

Xilinx FPGA based MCU Board (<399~1299RMB)







The Board for Hummingbird E203

FPGA-based MCU Board

- Anlogic (上海安路) FPGA based MCU Board (<100RMB)
- PANGO (紫光同创) FPGA based MCU Board (<100RMB)



Lichee Tang



- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- Details of Hummingbird E203 Core
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

The next coming 2nd Chinese RISC-V Book

Contents of Book

- The 1st book is to spread RISC-V by detailed introduction of E203 Core
 - Targeting for hardware Chip designer
- The 2nd book is to introduce how to use RISC-V for embedded software development
 - Targeting the embedded software programmer
 - This is even more important because most of the people are the user, who are not interested into designing CPU but just using CPU
 - Will be firstly opened in the WeChat subscription number (微信公众号: 硅农亚历山大)

- > □ 第1章 进入32位时代,谁能成为下一个8051
- > □ 第2章 中国第一个开源RISC-V——蜂鸟E200系列超低功耗Core & SoC
- > □ 第3章 大道至简——RISC-V架构之魂
- > 3 第4章 RISC-V架构的中断和异常
- > ☐ 第5章 开源蜂鸟E200 MCU SoC总体介绍
- > 3 第6章 开源蜂鸟E200 MCU SoC外设介绍
- > □ 第7章 开源蜂鸟E200 MCU开发板与下载器
- > 3 第8章 编译过程简介
- > ☐ 第9章 嵌入式开发特点与RISC-V GCC工具链
- > 3 第10章 RISC-V汇编语言程序设计
- > ☐ 第11章 基于HBird-E-SDK平台的软件开发与运行
- > ☐ 第12章 开源蜂鸟E200 MCU更多示例程序
- > 3 第13章 Windows IDE集成开发调试环境
- > ☐ 第14章 开源蜂鸟E200 MCU移椊RTOS
- > M录A RISC-V架构指令集介绍
- > □ 附录B RISC-V架构CSR寄存器介绍
- > □ 附录C RISC-V架构的PLIC介绍
- > □ 附录D 存储器模型背景介绍
- > □ 附录E 存储器原子操作指令背景介绍
- > ☐ 附录F RISC-V指令编码列表
 - ☐ 附录G RISC-V伪指令列表

- Personal Introduction
- The Status of RISC-V in China
- Our Passion of RISC-V in China
- Overview of Hummingbird E203 Core
- **Details of Hummingbird E203 Core**
- The Published 1st Chinese RISC-V Book
- The Board for Hummingbird E203
- The 2nd Coming Chinese RISC-V Book
- The Education Program for RISC-V

The Education Program for RISC-V

Education Program

Provide the trainings for beginners

•

- Promote the open-source Hummingbird E203 into the Classroom of Chinese University
 - With books
 - With boards
 - With the pre-designed class contents
 - Conduct the contests and club
 - ...
 - ..
 - Thinking very hard....
 Meed help.....
 -




Q & A

Thanks



Nuclei N200 Series RISC-V Core IP Introduction



Company Introduction

Our Missions

- To be a RISC-V processor core vendor based on China Mainland
- Enable Chinese semiconductor industry with RISC-V Core with China Mainland Domestic Autonomy (国产自主可控) and better local service



Business Scope

- RISC-V processor core IP licensing
- RISC-V processor core and subsystem customization

Highlights

- Hummingbird E203 processor core with ultra low-area/power features, launched at 2017 (1st RISC-V from China Mainland) targeting to Deeply-embedded and IoT domains
- Nuclei N200 series included the N203, N205, N207
- The measured data from real silicon chip proved the better power consumptions over rival Cortex-M core
- Perfect replacements to ARM Cortex-M processor cores with lower royalties

Low-power core with ICache to easy SIP with Nor Flash

Nuclei N200 Overall Introduction

N200 Processor Core Series

Replace ARM Cortex-M4F/M7 for double-precision floating-point

Nuclei N200 Series Features and Comparison

1144161111200 56	ics i catales and	-0 p	4115611				
	• N203		• N205	N205f	•	N205fd	• N207
RISC-V Arch	RV32IMAC		RV32IMAC	RV32IMAFC	R'	/32IMAFDC	RV32IMAC
Hardware Multiplier/Divider	Yes • 17 cycle Multiplier • 33 cycles divider		Yes • 1 cycle M • 33 cycles	ultiplier divider			
Single-precision FPU	No		No	Yes	Ye	s	Configurable
Double-precision FPU	No		No	No	Y	S	Configurable
ICache	No		No	No	N	φ	Yes
	,		,				

Replace ARM Cortex M0/M0+

Replace ARM Cortex M0/M0+/M3

Replace ARM Cortex-M4F for singleprecision floating-point

The Merits of Commercial Version

	E203 Open Source Version	N200 Commerical Version
 Full features of JTAG debugging 	No	Yes
 Quality and Service Warrant 	No	Yes
 Optimization of Area and performance 	No	Yes
 Hierarchical Structure for Easier Intergration 	No	Yes
 Standard AMBA Bus Interface 	No	Yes
 Extending Interface for Co-Processors 	No	Yes
 Dual Lines Debugging Interfaces 	No	Yes
 Fast Vector Nested Intrrupt Controller 	No	Yes
 Multiple-Privilege Levels and MPU 	No	Yes
 Unaligned Load/Store handled by Hardware 	No	Yes

Nuclei N200 Overall Introduction

N200 Processor Core Series over ARM

• Nuclei N200 Series in Comparison with ARM Cortex-M Series

	Cortex- M0	Cortex- M0+	Cortex- M3	Cortex- M4F	N203	N205	N205f	N205fd	N207
Dhrystone DMIPS/MHz	• 0.84	• 0.93	• 1.25	• 1.25	• 1.23	• 1.47	• 1.47	• 1.47	1.47
CoreMarks/MHz	• 1.62	• 1.77	• 3.32	• 3.40	• 2.15	• 3.36	• 3.40	• 3.40	3.36~3.40
Minimal Config (Gates)	• 12K	• 12K	• 36K	• 90K	• 12K	• 20K	• 60K	• 90K	 Configurabl
Pipeline Stages	• 3 stages	 2 stages 	• 3 stages		• 2 stages	• 2 stages	• 2 stages	 2 stages 	2 stages
Hardware Multiplier	• Yes		• Yes	• Yes	• Yes	• Yes (1-	• Yes (1-	• Yes (1-	Yes (1-cycle
	(1-cycle o	r Multi-cycles)			(Multi-cycles	cycle)	cycle)	cycle)	
Hardware Divider	• No	• No	Yes	Yes	• Yes	• Yes	• Yes	• Yes	• Yes
Single-precision FPU	• No	• No	• No	• Yes	• No	• No	• Yes	• Yes	 Configurabl
Double-precision FPU	• No	• No	• No	• No	• No	• No	• No	• Yes	 Configurabl
DSP Extension	• No	• No	• No	• Yes	 Support use 	er define and ex	t <mark>endable</mark>		
Instruction Cache	• No	• No		• No	• No	• No	• No	• No	• Yes
ITCM and DTCM		edded ITCM an ate by themsel		ed customer	 Provide em 	bedded ITCM	(64bits wide)	and DTCM to	easy custome
ECC protection to ITCM/DTCM	 Need cus 	stomer to impl	ement by th	emselves	 Provide EC 	C protection to	TCM and DT	СМ	
Extendibility	• No				 Support us 	er to extend in	structions		


Nuclei N205 Core Introduction

Features

- Based on 2 stage pipeline implementations
- Area in rival to Cortex-M0+, performance in rival to Cortex-M3
- Provided embedded Tightly Couple Memories ITCM and DTCM with ECC protection supported
- Provide dedicated instruction interface to support eFlash or another ITCM2

Strengths

- Support User-Expendability (e.g., user defined DSP operation)
- Perfect Replacement to ARM Cortex-M3
 - Better Performance
 - Smaller Areas
 - Lower Royalty Fees



Nuclei N207 Core Introduction

Features


In additional to N205 features:

- Added ICache (2-Way, 32Bytes Cache Line Size, Cache-Size configurable)
- Added Configurable DCache (2-Way, 32Bytes Cache Line Size, Cache-Size configurable)

Strengths

In additional to N205 features:

- Utilize the ICache, use SIP package external Nor-flash, to reach better flexibility and cost
- The ITCM size can be reduced, the eFlash can be eliminated to reduce die cost
- Note: The critical instruction can still be put in on-chip ITCM (but with smaller size)



Tool-chain and Software Development Environment

C/C++ Compiler

• Standard GNU GCC Toolchain (with both Linux and Windows version)

Software Development Kit

Hbird-E-SDK: based on GCC Toolchain

Windows and Linux IDE

- Eclipse C/C++ Development IDE
- Note: utilize the whole RISC-V ecosystem, any IDE supporting RISC-V will support Hummingbird E200 (because of standard ISA)

Software Simulation


Based on QEMU

JTAG Debugger

• JTAG Debugger (USB-Disk size, Cost around 30 RMB)

RTOS Support

- FreeRTOS
- RT-Thread
- Note: utilize the whole RISC-V ecosystem, any RTOS supporting RISC-V will support Hummingbird E200 (because of standard ISA)





Q & A

Thanks

bob_hu@nucleisys.com