



# **SiFive U5 Coreplex Series Manual**

Version 1.0  
© SiFive, Inc.



# SiFive U5 Coreplex Series Manual

## Proprietary Notice

Copyright © 2016, SiFive Inc. All rights reserved.

Information in this document is provided “as is”, with all faults.

SiFive expressly disclaims all warranties, representations and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement.

SiFive does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

SiFive reserves the right to make changes without further notice to any products herein.

## Release Information

Version	Date	Changes
1.0	July 10, 2016	First Release, with U54 Coreplex



# Contents

<b>SiFive U5 Coreplex Series Manual</b>	<b>i</b>
<b>1 Overview</b>	<b>1</b>
1.1 U54 RISC-V Application Cores . . . . .	2
1.2 E51 RISC-V Monitor Core . . . . .	2
1.3 Memory System . . . . .	2
1.4 Platform-Level Interrupt Controller (PLIC) . . . . .	3
1.5 Hardware Debug Support . . . . .	3
<b>2 Terminology</b>	<b>5</b>
<b>3 U54 RISC-V Application Core</b>	<b>7</b>
3.1 Instruction Fetch Unit . . . . .	7
3.2 Execution Pipeline . . . . .	7
3.3 Data Memory System . . . . .	8
3.4 Floating-Point Unit (FPU) . . . . .	8
3.5 Memory Management Unit (MMU) . . . . .	8
<b>4 E51 RISC-V Monitor Core</b>	<b>9</b>
4.1 E51 Instruction Fetch Unit . . . . .	9
4.2 E51 Execution Pipeline . . . . .	9
4.3 E51 Data Memory System . . . . .	10
4.4 User-Mode Interrupt Support . . . . .	10
<b>5 U5 Coreplex Series Memory Map</b>	<b>11</b>
<b>6 Platform-Level Interrupt Controller (PLIC)</b>	<b>13</b>
6.1 Memory Map . . . . .	13

6.2	Interrupt Sources . . . . .	13
6.3	Interrupt Source Priorities . . . . .	13
6.4	Interrupt Pending Bits . . . . .	13
6.5	Target Interrupt Enables . . . . .	15
6.6	Target Priority Thresholds . . . . .	15
6.7	Target Claim . . . . .	15
6.8	Target Completion . . . . .	15
6.9	Hart Contexts . . . . .	15
<b>7</b>	<b>Power, Reset, Clock, Interrupt (PRCI)</b>	<b>17</b>
7.1	PRCI Address Space Usage . . . . .	17
7.2	MSIP Registers . . . . .	17
7.3	Timer Registers . . . . .	18
<b>8</b>	<b>JTAG Port</b>	<b>19</b>
8.1	JTAG Pinout . . . . .	19
8.2	JTAG TAPC State Machine . . . . .	19
8.3	Resetting JTAG logic . . . . .	19
8.4	JTAG Clocking . . . . .	20
8.5	JTAG Standard Instructions . . . . .	20
8.6	JTAG Debug Commands . . . . .	20
<b>9</b>	<b>Debug</b>	<b>21</b>
9.1	Debug CSRs . . . . .	21
9.1.1	Trace and Debug Register Select (tdrselect) . . . . .	21
9.1.2	Test and Debug Data Registers (tdrdata1–3) . . . . .	22
9.1.3	Debug Control and Status Register dcsr . . . . .	22
9.1.4	Debug PC dpc . . . . .	22
9.1.5	Debug Scratch dscratch . . . . .	22
9.2	Breakpoints . . . . .	22
9.2.1	Breakpoint Control Register bpcontrol . . . . .	23
9.2.2	Breakpoint Address Register (bpaddress) . . . . .	24
9.2.3	Breakpoint Execution . . . . .	24
9.2.4	Sharing breakpoints between debug and machine mode . . . . .	24
9.3	Debug Memory Map . . . . .	25

9.3.1 Component Signal Registers (0x100–0x1FF) . . . . . 25

9.3.2 Debug RAM (0x400–0x43f) . . . . . 25

9.3.3 Debug ROM (0x800–0xFFF) . . . . . 25





# Chapter 1

## Overview

SiFive's U5 Coreplex series is a family of high-performance full-Linux-capable cache-coherent 64-bit RISC-V multiprocessors available as IP blocks. The U5 Coreplex series follow all applicable RISC-V standards, and this document should be read in conjunction with the official RISC-V user-level and privileged-architecture standard documents.




Figure 1.1: Simplified Block Diagram of U54 Coreplex.

The first member of the U5 Coreplex series is the U54 Coreplex, shown in Figure 1.1. The U54 Coreplex can include up to eight 64-bit RISC-V U54 cores with private caches and a shared L2 cache, an optional 64-bit RISC-V E51 monitor core, a platform-level interrupt controller (PLIC), a

JTAG-accessible debug unit, up to 4×128-bit TileLink channels for high-bandwidth memory access, and a separate 64-bit TileLink channel for I/O accesses. The L2 cache within the U54 Coreplex acts as the coherence hub in a system, and provides a 128-bit external TileLink caching master port to support external high-bandwidth cache-coherent masters.

### 1.1 U54 RISC-V Application Cores

The U54 Coreplex can be configured with up to eight 64-bit cache-coherent U54 RISC-V application cores. Each U54 core has a high-performance single-issue in-order 64-bit execution pipeline, with a peak sustained execution rate of one instruction per clock cycle. U54 cores support a comprehensive configurable dynamic branch prediction scheme, including BTB, BHT, and return-address stacks exploiting local and global history to improve performance. The cores support the standard RV64IMAFD ISA, including full hardware support for single and double-precision IEEE 754-2008 floating-point with fully pipelined fused multiply-adds, a hardware divide and square-root unit, and full hardware support for subnormal numbers. A hardware integer multiplier and divider is also provided. The U54 core supports the standard C compressed extension for reduced code size. The U54 cores implement up to 512 GiB of virtual address space using the Sv39 virtual address translation scheme with a hardware page-table walker for TLB refills.

The U54 application cores can be extended with new custom instructions that operate on the existing user registers, or with custom coprocessors containing new registers and new instructions.

### 1.2 E51 RISC-V Monitor Core

The U54 Coreplex can optionally include an E51 RISC-V monitor core to securely boot the system and service low-level interrupts and other tasks without disturbing the larger cores. The E51 supports the RV64IMACN ISA. The monitor core has full coherent access to the shared memory system and all peripherals. The monitor core can continue to service lightweight tasks while the application cores and L2 cache are in deep sleep to save power.

### 1.3 Memory System

Each U54 core's private L1 instruction and data caches can be configured with various sizes and associativities. The shared L2 cache can also be configured for size and associativity, and is divided into parallel address-interleaved banks to improve performance. The L2 also supports runtime reconfiguration between cache and scratchpad RAM uses. The L2 cache acts as the system coherence hub, with an inclusive directory-based coherence scheme to avoid wasting bandwidth on snoops.

The E51 monitor core has an L1 instruction cache with configurable size and associativity.

The U54 Coreplex also includes a configurable SRAM scratchpad that remains accessible to the E51 monitor core when the application cores and L2 cache are in deep sleep.

All on-chip memory structures are protected with parity and/or ECC.

The U54 Coreplex can be configured with one, two, or four external Memory TileLink ports to off-chip DRAM memory controllers. The memory physical address space is interleaved across the set of Memory TileLink ports at cache-line granularity. Bridges are available to connect the TileLink memory ports to industry-standard memory controllers.

## **1.4 Platform-Level Interrupt Controller (PLIC)**

The configurable PLIC supports a large number of inputs and programmable priority levels, and can also support nested interrupt handling on both the U54 and E51 cores for faster interrupt response.

## **1.5 Hardware Debug Support**

Each U54 Coreplex includes extensive platform-level debug facilities including hardware breakpoints, watchpoints, and single-step execution accessed via an industry-standard JTAG interface and supported by a full set of open-source debug tools. All components in the system, including processors, accelerators, memories, peripheral devices, and the interrupt controller, can be controlled and monitored over the debug port.



## Chapter 2

# Terminology

<b>hart</b>	Hardware thread
<b>JTAG</b>	Joint Test Action Group
<b>PLIC</b>	Platform-Level Interrupt Controller. The global interrupt controller in a RISC-V system.
<b>WIRI</b>	Writes-Ignored, Reads-Ignore field. A read-only register field that may contain unknown information. Writes to the field are ignored, and reads should ignore the value returned.
<b>WPRI</b>	Writes-Preserve Reads-Ignore field. A register field that may contain unknown information. Reads should ignore the value returned, but writes to the whole register should preserve the original value.
<b>WLRL</b>	Write-Legal, Read-Legal field. A register field that should only be written with legal values and that only returns legal value if last written with a legal value.
<b>WARL</b>	Write-Any Read-Legal field. A register field that can be written with any value, but returns only supported values when read.
<b>TileLink</b>	A free and open interconnect standard originally developed at UC Berkeley.



## Chapter 3

# U54 RISC-V Application Core

The U54 application core supports the standard RISC-V RV64IMAFDC user-level instruction set, and the Sv39 virtual memory system with separate machine, supervisor, and user modes.

### 3.1 Instruction Fetch Unit

The U54 instruction fetch unit consists of an instruction memory system and an optional branch predictor.

The instruction memory system includes either or both of an instruction cache and a dedicated instruction RAM. The instruction cache is configurable, supporting sizes between 256 B and 32 KiB, direct-mapping or set-associativity, and line sizes between 16 B and 64 B. The access latency is one clock cycle.

The instruction memory system is not coherent with the data memory system. Writes to memory may be synchronized with the instruction fetch stream with a FENCE.I instruction.

The optional branch predictor comprises a branch target buffer (BTB), which predicts the target of taken branches and jumps, and a branch history table (BHT), which predicts the direction of conditional branches. The BTB may be configured to hold between 2 and 64 entries. The BHT uses a gshare prediction scheme with between 6 and 10 bits of global history to access an array of between 64 and 1024 two-bit saturating counters. The branch predictor has a one-cycle latency, so that correctly predicted control-flow instructions result in no penalty.

Configurations without the optional branch predictor statically predict that all control-flow instructions are not taken, and incur a three-cycle penalty on all taken branches and jumps.

### 3.2 Execution Pipeline

The U54 execution unit is a single-issue, in-order pipeline. The pipeline comprises five stages: instruction fetch, instruction decode and register fetch, execute, data memory access, and register writeback.

The pipeline has a peak execution rate of one instruction per clock cycle. It is fully bypassed, so that most instructions have an apparent one-cycle result latency. There are several exceptions:

- LW has a two-cycle result latency, assuming a cache hit.

- LH, LHU, LB, and LBU have a three-cycle result latency, assuming a cache hit.
- MUL, MULH, MULHU, MULHSU, DIV, DIVU, REM, and REMU have between a 2-cycle and 34-cycle result latency, depending on the pipeline configuration and operand values.
- CSR reads have a three-cycle result latency.

The pipeline only interlocks on read-after-write and write-after-write hazards, so instructions may be scheduled to avoid stalls.

Two multiplier configurations are available: a fully pipelined multiplier with a two-cycle result latency, or an iterative multiplier of configurable latency. The iterative divider has a configurable latency of between three and 34 cycles and an early-out option.

Branch and jump instructions transfer control from the memory access pipeline stage. Correctly-predicted branches and jumps incur no penalty, whereas mispredicted branches and jumps incur a three-cycle penalty.

Most CSR writes result in a pipeline flush, a five-cycle penalty.

### 3.3 Data Memory System

The U54 data memory system includes either or both of a scratchpad RAM and data cache. The data cache is configurable, supporting sizes between 256 B and 32 KiB, direct-mapping or set-associativity, and line sizes between 16 B and 64 B. The access latency is two clock cycles for full words and three clock cycles for smaller quantities. Misaligned accesses are not supported in hardware and result in a trap to support software emulation.

Stores are pipelined and commit on cycles where the data memory system is otherwise idle. Loads to addresses currently in the store pipeline result in a five-cycle penalty.

### 3.4 Floating-Point Unit (FPU)

The U54 FPU provides full hardware support for the IEEE 754-2008 floating-point standard, including both 32-bit single-precision and 64-bit double-precision arithmetic. The FPU includes a fully pipelined fused-multiply-add unit and an iterative divide and square-root unit, magnitude comparators, and float-to-integer conversion units, all with full hardware support for subnormals and all IEEE default values.

### 3.5 Memory Management Unit (MMU)

The U54 MMU supports a 39-bit virtual address space mapped to a 50-bit physical address space. A hardware page-table walker refills the address translation cache, which can be configured with up to 128 fully associative entries. The MMU supports 2 MiB megapages and 1 GiB gigapages to reduce translation overheads for large contiguous regions of virtual and physical address space.



# Chapter 4

## E51 RISC-V Monitor Core

The E51 monitor core is a 64-bit embedded RISC-V microcontroller, including an instruction fetch unit, an execution pipeline, and a data memory system.

### 4.1 E51 Instruction Fetch Unit

The E51 instruction fetch unit consists of an instruction memory system and an optional branch predictor.

The instruction memory system includes either or both of an instruction cache and a dedicated instruction RAM. The instruction cache is configurable, supporting sizes between 256 B and 32 KiB, direct-mapping or set-associativity, and line sizes between 16 B and 64 B. The access latency is one clock cycle.

The instruction memory system is not coherent with the data memory system. Writes to memory may be synchronized with the instruction fetch stream with a FENCE.I instruction.

The optional branch predictor comprises a branch target buffer (BTB), which predicts the target of taken branches and jumps, and a branch history table (BHT), which predicts the direction of conditional branches. The BTB may be configured to hold between 2 and 64 entries. The BHT uses a gshare prediction scheme with between 6 and 10 bits of global history to access an array of between 64 and 1024 two-bit saturating counters. The branch predictor has a one-cycle latency, so that correctly predicted control-flow instructions result in no penalty.

Configurations without the optional branch predictor statically predict that all control-flow instructions are not taken, and incur a three-cycle penalty on all taken branches and jumps.

### 4.2 E51 Execution Pipeline

The E51 execution unit is a single-issue, in-order pipeline. The pipeline comprises five stages: instruction fetch, instruction decode and register fetch, execute, data memory access, and register writeback.

The pipeline has a peak execution rate of one instruction per clock cycle. It is fully bypassed, so that most instructions have an apparent one-cycle result latency. There are several exceptions:

- LW has a two-cycle result latency, assuming a cache hit.

- LH, LHU, LB, and LBU have a three-cycle result latency, assuming a cache hit.
- MUL, MULH, MULHU, MULHSU, DIV, DIVU, REM, and REMU have between a 2-cycle and 34-cycle result latency, depending on the pipeline configuration and operand values.
- CSR reads have a three-cycle result latency.

Memory accesses to uncached SRAM will incur additional cycles of latency.

The pipeline only interlocks on read-after-write and write-after-write hazards, so instructions may be scheduled to avoid stalls.

Two multiplier configurations are available: a fully pipelined multiplier with a two-cycle result latency, or an iterative multiplier of configurable latency. The iterative divider has a configurable latency of between three and 34 cycles and an early-out option.

Branch and jump instructions transfer control from the memory access pipeline stage. Correctly-predicted branches and jumps incur no penalty, whereas mispredicted branches and jumps incur a three-cycle penalty.

Most CSR writes result in a pipeline flush, a five-cycle penalty.

### 4.3 E51 Data Memory System

The E51 data memory system includes either or both of a scratchpad RAM and data cache. The data cache is configurable, supporting sizes between 256 B and 32 KiB, direct-mapping or set-associativity, and line sizes between 16 B and 64 B. The access latency is two clock cycles for full words and three clock cycles for smaller quantities. Misaligned accesses are not supported in hardware and result in a trap to support software emulation.

Stores are pipelined and commit on cycles where the data memory system is otherwise idle. Loads to addresses currently in the store pipeline result in a five-cycle penalty.

### 4.4 User-Mode Interrupt Support

By default, the E51 core only supports machine-mode, but can be configured to also support a separate user-mode with user-level interrupts (N extension) and physical memory protection.

## Chapter 5

# U5 Coreplex Series Memory Map

The overall physical memory map of the U5 Coreplex series is shown in Tables 5.1 and 5.2. The cores can be configured with up to a 50-bit physical address space. To reduce implementation cost, a U5 Coreplex may be configured with a subset of the full physical address space. The low 16 GiB of the physical address space follow the same layout as the 34-bit physical address space in the E3 Coreplex series.

Base	Top	Use	Description
0x0000_0000	0x0000_00FF	<i>Reserved</i>	Debug Area (4 KiB)
0x0000_0100		Clear debug interrupt to component	
0x0000_0104		Set debug interrupt to component	
0x0000_0108		Clear halt notification from component	
0x0000_010C		Set halt notification from component	
0x0000_0110	0x0000_03FF	<i>Reserved</i>	
0x0000_0400	0x0000_07FF	Debug RAM (≤ 1 KiB)	
0x0000_0800	0x0000_0FFF	Debug ROM (≤ 2 KiB)	
0x0000_1000	0x0000_XXXX	Reset	Small ROM Area (60 KiB)
0x0000_1004		NMI	
0x0000_1008		<i>Reserved</i>	
0x0000_100C		Configuration string address	
0x0000_1010		Trap vector table start	
0x0000_XXXX		Configuration string	
		Reset code	
		Interrupt handlers	
	Emulation routines		
	Register save/restore routines		
	0x0000_FFFF	User ROM	
0x0001_0000	0x3FFF_FFFF	<i>Reserved</i>	ROM/Misc./Reserved (≈1 GiB)
0x4000_0000	0x43FF_FFFF	Platform-Level Interrupt Control (PLIC)	PLIC/PRCI Area (128 MiB)
0x4400_0000	0x47FF_FFFF	Power/Reset/Clock/Interrupt (PRCI)	
0x4800_0000	0x4FFF_FFFF	Scratchpad SRAM	On-Coreplex Devices (128 MiB)
0x5000_0000	0x5FFF_FFFF	I/O TileLink	Off-Coreplex I/O Area (768 MiB)
0x6000_0000	0x6FFF_FFFF	I/O TileLink	
0x7000_0000	0x7FFF_FFFF	I/O TileLink	
0x8000_0000	0xFFFF_FFFF	Memory TileLink	RAM Area (2 GiB)

Table 5.1: U5 Coreplex Series Physical Memory Map, low 4 GiB.

Base	Top	Use	Description
0x0_0000_0000_0000	0x0_0000_FFFF_FFFF	<i>See Table 5.1</i>	32-bit memory map (4 GiB)
0x0_0001_0000_0000	0x0_0001_FFFF_FFFF	Memory TileLink	34-bit DRAM Area (12 GiB)
0x0_0002_0000_0000	0x0_0002_FFFF_FFFF	Memory TileLink	
0x0_0003_0000_0000	0x0_0003_FFFF_FFFF	Memory TileLink	
0x0_0004_0000_0000	0x0_FFFF_FFFF_FFFF	I/O TileLink	I/O (256 TiB - 16 GiB)
0x1_0000_0000_0000	0x1_FFFF_FFFF_FFFF	Memory TileLink	50-bit DRAM Area (768 TiB)
0x2_0000_0000_0000	0x2_FFFF_FFFF_FFFF	Memory TileLink	
0x3_0000_0000_0000	0x3_FFFF_FFFF_FFFF	Memory TileLink	

Table 5.2: U5 Coreplex Series Physical Memory Map.

## Chapter 6

# Platform-Level Interrupt Controller (PLIC)

This chapter describes the operation of the platform-level interrupt controller (PLIC) on SiFive systems. The SiFive PLIC complies with the RISC-V Privileged Architecture specification, and can support a maximum of 1023 external interrupt sources targeting up to 15,872 hart contexts.

### 6.1 Memory Map

The memory map for the SiFive PLIC control registers is shown in Table 6.1. The PLIC memory map has been designed to only require naturally aligned 32-bit memory accesses.

### 6.2 Interrupt Sources

SiFive systems can contain both local interrupt sources wired directly to the hart contexts and global interrupt sources routed via the PLIC. Interrupt sources can include custom coprocessors and accelerators as well as I/O devices.

### 6.3 Interrupt Source Priorities

Each external interrupt source can be assigned a priority by writing to its 32-bit memory-mapped priority register. The number and value of supported priority levels can vary by implementation, with the simplest implementations having all devices hardwired at priority 1, in which case, interrupts with the lowest ID have the highest effective priority. The priority registers are all **WARL**.

### 6.4 Interrupt Pending Bits

The current status of the interrupt source pending bits in the PLIC core can be read from the pending array, organized as 32 words of 32 bits. The pending bit for interrupt ID  $N$  is stored in bit  $(N \bmod 32)$  of word  $(N/32)$ . Bit 0 of word 0, which represents the non-existent interrupt source 0, is always hardwired to zero.

The pending bits are read-only. A pending bit in the PLIC core can be cleared by setting enable bits to only enable the desired interrupt, then performing a claim. A pending bit can be set by instructing the associated gateway to send an interrupt service request.

Address	Description
0x4000_0000	<i>Reserved</i>
0x4000_0004	source 1 priority
0x4000_0008	source 2 priority
...	
0x4000_0FFC	source 1023 priority
0x4000_1000	Start of pending array
...	(read-only)
0x4000_107C	End of pending array
0x4000_1800	
...	<i>Reserved</i>
0x4000_1FFF	
0x4000_2000	target 0 enables
0x4000_2080	target 1 enables
...	
0x401E_FF80	target 15871 enables
0x401F_0000	
...	<i>Reserved</i>
0x401F_FFFC	
0x4020_0000	target 0 priority threshold
0x4020_0004	target 0 claim/complete
0x4020_1000	target 1 priority threshold
0x4020_1004	target 1 claim/complete
...	
0x43FF_F000	target 15871 priority threshold
0x43FF_F004	target 15871 claim/complete

Table 6.1: SiFive PLIC Register Map. Only naturally aligned 32-bit memory accesses are supported.

## 6.5 Target Interrupt Enables

For each interrupt target, each device's interrupt can be enabled by setting the corresponding bit in that target's `enables` registers. The `enables` for a target are accessed as a contiguous array of  $32 \times 32$ -bit words, packed the same way as the `pending` bits. For each target, bit 0 of enable word 0 represents the non-existent interrupt ID 0 and is hardwired to 0. Unused interrupt IDs are also hardwired to zero. The `enables` arrays for different targets are packed contiguously in the address space.

Only 32-bit word accesses are supported by the `enables` array in SiFive RV32 systems.

Implementations can trap on accesses to `enables` for non-existent targets, but must allow access to the full `enables` array for any extant target, treating all non-existent interrupt source's `enables` as hardwired to zero.

## 6.6 Target Priority Thresholds

The threshold for a pending interrupt priority that can interrupt each target can be set in the target's `threshold` register. The `threshold` is a **WARL** field, where different implementations can support different numbers of thresholds. The simplest implementation has a threshold hardwired to zero.

## 6.7 Target Claim

Each target can perform a claim by reading the `claim/complete` register, which returns the ID of the highest priority pending interrupt or zero if there is no pending interrupt for the target. A successful claim will also atomically clear the corresponding pending bit on the interrupt source.

A target can perform a claim at any time, even if the EIP is not set.

## 6.8 Target Completion

A target signals it has completed running a handler by writing the interrupt ID it received from the claim to the `claim/complete` register. This is routed to the corresponding interrupt gateway, which can now send another interrupt request to the PLIC. The PLIC does not check whether the completion ID is the same as the last claim ID for that target. If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.

## 6.9 Hart Contexts

SiFive cores always supports a machine-mode context for each hart. For machine-mode hart contexts, interrupts generated by the PLIC appear on `meip` in the `mip` register. SiFive cores can optionally support user-level interrupts with a user-mode context for each hart. If external interrupts are delegated to the user-mode hart context (by setting the appropriate bits in the machine-mode `mideleg` register), then the PLIC interrupts appear on `ueip` in the `uip` register. The PLIC interrupts for the user-mode hart context always appear on the `ueip` bit in the `mip` register, regardless of delegation setting.

Interrupt targets are mapped to harts sequentially, with interrupt targets being added for each hart's M-mode, H-mode, S-mode, and U-mode contexts sequentially in that order. For example, if the system has one hart with M-mode and U-mode, and two harts with M-mode, S-mode, and U-mode, the mappings are as follows:

Target	Hart	Mode
0	0	M
1	0	U
2	1	M
3	1	S
4	1	U
5	2	M
6	2	S
7	2	U

Table 6.2: Example mapping of interrupt targets to hart contexts in a system with three harts, of which the first supports only M-mode and U-mode, while the other two support M-mode, S-mode, and U-mode.



## Chapter 7

# Power, Reset, Clock, Interrupt (PRCI)

PRCI is an umbrella term for memory-mapped control and status registers associated with physical hardware submodules that are only visible to machine-mode software. These include the registers controlling component power states, resets, clock selection, and low-level interrupts, hence the name, but other similar functions are also included.

### 7.1 PRCI Address Space Usage

Table 7.1 shows the memory map for PRCI on SiFive systems.

Because PRCI is only visible to machine-mode software, the memory address space can be densely packed. To simplify interconnect implementation, PRCI interfaces are designed to only require 32-bit or larger accesses. Hardware modules might expose other memory-mapped interfaces suitable for use at lower privilege levels, but these should be mapped to the I/O memory region in a way that can be easily protected from each other using either physical or virtual memory protections.

### 7.2 MSIP Registers

Machine-mode software interrupts are generated by writing to a per-hart memory-mapped control register. The `msip` registers are 32-bit wide **WARL** registers, where the LSB is reflected in the

Address	Description	
0x4400_0000	msip for hart 0	MSIP Registers (16 KiB)
0x4400_0004	msip for hart 1	
...		
0x4400_3FF8	msip for hart 4094	
0x4400_4000	mtimecmp for hart 0	Timer Registers (32 KiB)
0x4400_4008	mtimecmp for hart 1	
...		
0x4400_BFF0	mtimecmp For hart 4094	
0x4400_BFF8	mtime	

Table 7.1: SiFive PRCI Memory Map.

`msip` bit of the associated hart's `mip` register. Other bits in the `msip` registers are hardwired to zero. The mapping supports up to 4095 machine-mode harts.

### 7.3 Timer Registers

Machine-mode timer interrupts are generated by a real-time counter and a per-hart comparator. The `mtime` register is a 64-bit read-only register that contains the current value of the real-time counter. Each `mtimecmp` register holds its hart's time comparator. A timer interrupt is pending whenever the value in a hart's `mtimecmp` register is greater than or equal to `mtime`. The timer interrupt is reflected in the `mtip` bit of the associated hart's `mip` register.

# Chapter 8

## JTAG Port

SiFive systems use a single external industry-standard 1149.1 JTAG interface to test and debug the system. The JTAG interface can be directly connected off-chip in a single-chip microcontroller, or can be an embedded JTAG controller for a Coreplex designed to be included in a larger SoC.

### 8.1 JTAG Pinout

SiFive uses the industry-standard JTAG interface which includes the four standard signals, TCK, TMS, TDI, and TDO, and optionally also the TRST connection.

On-chip JTAG connections must be driven (no pullups), with a normal two-state driver for TDO under the expectation that on-chip mux logic will be used to select between alternate on-chip JTAG controllers' TDO outputs.

### 8.2 JTAG TAPC State Machine

The JTAG controller includes the standard TAPC state machine shown in Figure 8.1.

### 8.3 Resetting JTAG logic

The JTAG logic can be asynchronously reset by pulling TRST low if TRST is available. The TRST signal should be deasserted cleanly while TMS is held high before the first active TCK edge. If TRST is not available, the JTAG logic can be reset by holding TMS high and providing five rising edges on TCK.

Only JTAG logic is reset by this action. The remaining system can be reset by using the JTAG interface to the debug module to write appropriate control registers.

Signal Name	Description	Direction	Off-Chip	On-Chip
TRST (optional)	Active-low Reset	Input	Must connect	Must connect
TCK	Test Clock	Input	Weak pull-up	Must connect
TMS	Test Mode Select	Input	Weak pull-up	Must connect
TDI	Test Data Input	Input	Weak pull-up	Must connect
TDO	Test Data Output	Output	Tri-state	Driven

Table 8.1: SiFive standard JTAG interface for off-chip external TAPC and on-chip embedded TAPC.




Figure 8.1: JTAG TAPC state machine. The state machine is clocked with TCK. All transitions are labelled with the value on TMS, except for the arc showing asynchronous reset when TRST=0.

## 8.4 JTAG Clocking

The JTAG logic always operates in its own clock domain clocked by TCK. The JTAG logic is fully static and has no minimum clock frequency. The maximum TCK frequency is part-specific.

## 8.5 JTAG Standard Instructions

BYPASS and IDCODE are provided. The SiFive JTAG manufacturer's ID is 0x489.

## 8.6 JTAG Debug Commands

The JTAG DEBUG instruction gives access to the SiFive debug module by connecting the debug scan register inbetween TDI and TDO.

The debug scan register includes a 2-bit opcode field, a 5-bit debug module address field, and a 32-bit data field to allow various memory-mapped read/write operations to be specified with a single scan of the debug scan register.

The Debug Module runs on a different clock than the JTAG logic, so the interface between the JTAG debug scan register and the Debug Module includes an asynchronous clock-domain crossing.

# Chapter 9

## Debug

This chapter describes the operation of SiFive trace and debug hardware, which follows the standard RISC-V debug spec. Currently only interactive debug and hardware breakpoints are supported.

### 9.1 Debug CSRs

This section describes the per-hart trace and debug registers (TDRs), which are mapped into the CSR space as follows:

CSR Number	Name	Description	Allowed Access Modes
0x7A0	<code>tdrselect</code>	Trace and debug register select	D, M
0x7A1	<code>tdrdata1</code>	First field of selected TDR	D, M
0x7A2	<code>tdrdata2</code>	Second field of selected TDR	D, M
0x7A3	<code>tdrdata3</code>	Third field of selected TDR	D, M
0x7B0	<code>dcsr</code>	Debug control and status register	D
0x7B1	<code>dpc</code>	Debug PC	D
0x7B2	<code>dscratch</code>	Debug scratch register	D

The `dcsr`, `dpc`, and `dscratch` registers are only accessible in debug mode, while the `tdrselect` and `tdrdata1–3` registers are accessible from either debug mode or machine mode.

#### 9.1.1 Trace and Debug Register Select (`tdrselect`)

To support a large and variable number of TDRs for tracing and breakpoints, they are accessed through one level of indirection where the `tdrselect` register selects which bank of three `tdrdata1–3` registers are accessed via the other three addresses.

The `tdrselect` register has the format shown below:

The MSB of `tdrselect` selects between debug mode (`tdrmode=0`) and machine mode (`tdrmode=1`) views of the registers, where only debug mode code can access the debug mode view of the TDRs. Any attempt to read/write the `tdrdata1–3` registers in machine mode when `tdrmode=0` raises an illegal instruction exception.




Figure 9.1: Layout of tdrselect register.

*The polarity of tdrmode was chosen such that debug mode needs only a single csrrwi instruction to write tdrselect in most cases.*

The tdrindex field is a **WARL** field that will not hold indices of unimplemented TDRs. Even if tdrindex can hold a TDR index, it does not guarantee the TDR exists. The tdrtype field of tdrdata1 must be inspected to determine whether the TDR exists.

### 9.1.2 Test and Debug Data Registers (tdrdata1–3)

The tdrdata1–3 registers are XLEN-bit read/write registers selected from a larger underlying bank of TDR registers by the tdrselect register.




Figure 9.2: Layout of tdrdata registers.

The high nibble of tdrdata1 contains a 4-bit tdrtype code that is used to identify the type of TDR selected by tdrselect. The currently defined tdrtypes are shown below:

tdrtype	Description
0	No such TDR register
1	Breakpoint
$\geq 2$	Reserved

### 9.1.3 Debug Control and Status Register dcsr

### 9.1.4 Debug PC dpc

### 9.1.5 Debug Scratch dscratch

## 9.2 Breakpoints

Each implementation supports a number of hardware breakpoint registers, which can be flexibly shared between debug mode and machine mode.

When a breakpoint register is selected with tdrselect, the other CSRs access the following information for the selected breakpoint:

CSR Number	Name	Description
0x7A0	tdrselect	Breakpoint index
0x7A1	bpcontrol	Breakpoint control
0x7A2	bpaddress	Breakpoint address
0x7A3	N/A	<i>Reserved</i>

### 9.2.1 Breakpoint Control Register `bpcontrol`

Each breakpoint control register is a read/write register laid out as follows:

XLEN-1	XLEN-4	XLEN-5	XLEN-9	XLEN-9	18	18	11	10	7	6	5	4	3	2	1	0
tdrtype=1		bpamaskmax[4:0]		Reserved ( <b>WPRI</b> )		bpaction[7:0]		bpmatch[3:0]		M	H	S	U	R	W	X
4		5		XLEN-28		8		4		1	1	1	1	1	1	1

Figure 9.3: Breakpoint control register (`bpcontrol`).

The `tdrtype` field is a four-bit read-only field holding the value 1 to indicate this is a breakpoint containing address match logic.

The `bpaction` field is an eight-bit read-write **WARL** field that specifies the available actions when the address match is successful. Currently only the value 0 is defined, and this generates a breakpoint exception.

The R/W/X bits are individual **WARL** fields and if set, indicate an address match should only be successful for loads/stores/instruction fetches respectively, and all combinations of implemented bits must be supported.

The M/H/S/U bits are individual **WARL** fields and if set, indicate that an address match should only be successful in the machine/hypervisor/supervisor/user modes respectively, and all combinations of implemented bits must be supported.

The `bpmatch` field is a 4-bit read-write **WARL** field that encodes the type of address range for breakpoint address matching. Three different `bpmatch` settings are currently supported: exact, NAPOT, and arbitrary range. A single breakpoint register supports both exact address matches and matches with address ranges that are naturally aligned powers-of-two (NAPOT) in size. Breakpoint registers can be paired to specify arbitrary exact ranges, with the lower-numbered breakpoint register giving the byte address at the bottom of the range and the higher-numbered breakpoint register giving the address one byte above the breakpoint range.

NAPOT ranges make use of low-order bits of the associated breakpoint address register to encode the size of the range as follows:

bpaddress	bpmatch	Match type and size
a...aaaaaa	0000	Exact 1 byte
a...aaaaaa	0001	Exact top of range boundary
a...aaaaa0	0010	2-byte NAPOT range
a...aaa01	0010	4-byte NAPOT range
a...aa011	0010	8-byte NAPOT range
a...a0111	0010	16-byte NAPOT range
a...01111	0010	32-byte NAPOT range
...	...	...
a01...1111	0010	2 <sup>31</sup> -byte NAPOT range
.....	≥0010	Reserved

The `bpamaskmax` field is a 5-bit read-only field that specifies the largest supported NAPOT range. The value is the logarithm base 2 of the number of bytes in the largest supported NAPOT range.

A value of 0 indicates that only exact address matches are supported (one byte range). A value of 31 corresponds to the maximum NAPOT range, which is  $2^{31}$  bytes in size. The largest range is encoded in `bpaddr` with the 30 least-significant bits set to 1, bit 30 set to 0, and bit 31 holding the only address bit considered in the address comparison.

---

*The unary encoding of NAPOT ranges was chosen to reduce the hardware cost of storing and generating the corresponding address mask value.*

To provide breakpoints on an exact range, two neighboring breakpoints are combined as shown in Figure 9.4, with the lowest matching address in the lower-numbered breakpoint address and the address one byte above the last matching address in the higher-numbered breakpoint address. The `bpmatch` field in the upper `bpcontrol` register must be set to 01, after which the values in the upper `bpcontrol` register control the range match, and all values in the lower `bpcontrol` are ignored for the purposes of the range match.

The `bpcontrol` register for breakpoint 0 has the low bit of `bpmatch` hardwired to zero, so it can not be accidentally made into the top of a range.

<code>tdrselect</code>	<code>bpcontrol</code>	<code>bpaddress</code>
$N$	?...??????????	a...aaaaaa
$N + 1$	0...001ushmrwx	b...bbbbbb

Figure 9.4: Creating a range breakpoint with a match on address  $a...aa \leq \text{address} < b...bb$ . The value in the lower breakpoint's `bpcontrol` register is a don't care for the purposes of the match generated by the upper breakpoint register. An independent breakpoint condition can be set in the lower `bpcontrol` using the same value in the lower `bpaddress` register.

## 9.2.2 Breakpoint Address Register (`bpaddress`)

Each breakpoint address register is an XLEN-bit read/write register used to hold significant address bits for address matching, and also the unary-encoded address masking information for NAPOT ranges.

## 9.2.3 Breakpoint Execution

Breakpoint traps are taken precisely. Implementations that emulate misaligned accesses in software will generate a breakpoint trap when either half of the emulated access falls within the address range. Implementations that support misaligned accesses in hardware must trap if any byte of an access falls within the matching range.

Debug-mode breakpoint traps jump to the debug trap vector without altering machine-mode registers.

Machine-mode breakpoint traps jump to the exception vector with “Breakpoint” set in the `mcause` register, and with `badaddr` holding the instruction or data address that cause the trap.

## 9.2.4 Sharing breakpoints between debug and machine mode

When debug mode uses a breakpoint register, it is no longer visible to machine-mode (i.e., the `tdrtype` will be 0). Usually, the debugger will grab the breakpoints it needs before entering machine mode, so machine mode will operate with the remaining breakpoint registers.




### 9.3 Debug Memory Map

This section describes the debug module's memory map when accessed via the regular system interconnect. The debug module is only accessible to debug code running in debug mode on a hart (or via a debug transport module).

#### 9.3.1 Component Signal Registers (0x100–0x1FF)

The 8-bit address space from 0x100–0x1FF is used to access per-component single-bit registers. This region only supports 32-bit writes.

On a 32-bit write to this region, the 32-bit data value selects a component, bits 7–3 of the address select one out of 32 per-component single-bit registers, and bit 2 is the value to be written to that single-bit register, as shown below.



This addressing scheme was adopted so that RISC-V debug ROM routines can signal that a hart has stopped using a single store instruction to an absolute address (offset from register x0) and one free data register, which holds the hart ID.

The set of valid component identifiers is defined by each implementation.

There are only two per-component registers specified so far, the debug interrupt signal (register 0) and the halt notification register (register 1), resulting in the following four possible write actions.

Address Written	Action
0x100	Clear debug interrupt signal going to component
0x104	Set debug interrupt signal going to component
0x108	Clear halt notification from component
0x10C	Set halt notification from component

#### 9.3.2 Debug RAM (0x400–0x43f)

SiFive systems provide at least 64 bytes of debug RAM.

#### 9.3.3 Debug ROM (0x800–0xFFF)

This ROM region holds the debug routines on SiFive systems. The actual total size may vary between implementations.