

Workshop Introductions and RISC-V Update

Krste Asanović krste@eecs.berkeley.edu

http://www.riscv.org

2nd RISC-V Workshop, Berkeley, CA June 29, 2015





Instruction Set Architectures don't matter

Most of performance and energy running software on a processor is due to:

- Algorithms
- Application code
- Compiler
- OS/Runtimes
- ISA (Instruction Set Architecture)
- Microarchitecture (core + memory hierarchy)
- Circuit design
- Physical design
- Fabrication process
- In a system, there's also displays, radios, DC/DC converters, sensors, actuators, ...



ISAs do matter

- Most important interface in computer system
- Large cost to port and tune all ISA-dependent parts of a modern software stack
- Large cost to recompile/port/QA all supposedly
 ISA-independent parts of stack
- If using proprietary closed-source, don't have code
- If catch bit rot, no longer compile own source code
- Lost your own source code
- Most of the cost of developing a new chip is developing software for it
- Most current large chips have multiple ISAs



So...

If choice of ISA doesn't have much impact on system energy/ performance, and it costs a lot to use different ones

Why isn't there a free, open standard ISA that everyone can use for everything?



Open Software/Standards Work!

Field	Standard	Free, Open Impl.	Proprietary Impl.				
Networking	Ethernet, TCP/IP	Many	Many				
OS	Posix	Linux, FreeBSD	M/S Windows				
Compilers	С	gcc, LLVM	Intel icc, ARMcc				
Databases	SQL	MySQL, PostgresSQL	Oracle 12C, M/S DB2				
Graphics	OpenGL	Mesa3D	M/S DirectX				
Architecture			x86, ARM				

 Why not successful free & open standards and free & open implementations, like other fields?



ISAs Should Be Free and Open

- ISAs proprietary for historical business reasons, no good reason for the lack of free, open ISAs:
- Not an error of omission by ISA owners
- Nor because owners do most software development
- Nor are most popular ISAs, wonderful ISAs
- Nor are companies great stewards of an ISA
- Nor can only owners verify ISA compatibility
- Not as if buying ISA protects you from patent lawsuits
- Finally, proprietary ISAs are not guaranteed to last, and many actually disappear



RISC-V Background

- In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, time to look at ISA for next set of projects
- Obvious choices: x86 and ARM
- x86 impossible too complex, IP issues
 - 1300 instructions, x86 ISA manual 2900 pages, instruction length 1 to 15 bytes, ...
 - ARM mostly impossible baroque, IP issues
 - 400 instructions, ARMv7 ISA manual 2700 pages
 - So we started "3-month project" in summer 2010 to develop our own clean-slate ISA
 - Four years later, we released frozen base user spec
 - But also many tape outs and several research publications



What is RISC-V?

- A new free and open ISA developed at UC Berkeley starting in 2010 (ParLab and ASPIRE)
 - Free as in "beer", and free as in "speech"
- Designed for
 - research
 - education
 - commercial use
- Not just a free ISA, we also think it's a good ISA



What's Different about RISC-V?

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids µarchitecture or technology-dependent features
- A modular ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for extensibility/specialization
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- Stable
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V is **NOT** an Open-Source Processor

- RISC-V is an ISA specification
- Want to encourage both open-source and proprietary implementations of the RISC-V ISA specification
- Most of cost of hardware design is software, so make sure software can be reused across many chip designs
- Expand to have open specifications for whole platforms, including I/O and accelerators



Frozen RISC-V Base + Standard Extensions

- Three Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, "General-purpose" ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after




RISC-V Standard Base ISA Details

. I
$\frac{0}{1}$ R-type
☐ I 4 o
I-type
¬
S-type
_
U-type
_ _ _

- 32-bit fixed-width, naturally aligned instructions
- 31 integer registers x1-x31, plus x0 zero register
- rd/rs1/rs2 in fixed location, no implicit registers
- Immediate field (instr[31]) always sign-extended
- Floating-point adds f0-f31 registers plus FP CSR, also fused mul-add four-register format
- Designed to support PIC and dynamic linking



Variable-Length Encoding



Byte Address: base+4 base+2 base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base



"C": Compressed Instruction Extension

- Compressed code important for:
 - low-end embedded to save static code space
 - high-end commercial workloads to reduce cache footprint
- Standard extension (draft proposal released 5/28) adds 16-bit compressed instructions
 - 2-address forms with all 32 registers
 - 3-address forms with most frequent 8 registers
- Each C instruction expands to single base I instruction
- Original 32-bit instructions now can be 16-bit aligned
- Approximately 25-30% reduction in code size, with performance improvement from reduced I\$ misses
- Surprisingly, lots of 16-bit encode space for future extensions
- Talk later today



ARMv8 ISA vs. RISC-V ISA

Category	ARMv8	RISC-V	ARM/RISC		
Year announced	2011	2011			
Address sizes	32 / 64	32 / 64 / 128			
Instruction sizes	32	16 [†] / 32			
Relative code size	1	0.8†			
Instruction formats	53	6 / 12 [†]	4X-8X		
Data addressing modes	8	1	8X		
Instructions	1070	177 [†]	6X		
Min number instructions to run Linux, gcc, LLVM	359	47	8X		
Backend gcc compiler size	47K LOC	10K LOC	5X		
Backend LLVM compiler size	22K LOC	10K LOC	2X		
ISA manual size	5428 pages	163 pages	33X		

MIPS manual 700 pages 80x86 manual 2900 pages

†With optional Compressed RISC-V ISA extension



RISC-V "Green Card"

RV32

							Base II	nstru	ıctic	ns: RV	/32.
Categ			ame	Fmt			I Base				
Loads		Load I	-,	I	LB		s1,imm				
	Loa	d Halfv		I	LH		s1,imm				
		Load V		I	LW		s1,imm				
		e Unsig		I	LBU		s1,imm				
		If Unsig		I	LHU		s1,imm		1		
Store	S	Store E	Byte	S	SB	rs1,	rs2,imm	1			
	Stor	re Halfv	vord	S	SH	rs1,	rs2,imm	1			
		Store V	Vord	S	SW	rs1,	rs2,imm	1		-	
Arithr	netic		ADD	R	ADD	rd.r	s1.rs2		1		
		Immed	liate	I	ADDI	rd.r	s1,imm				
		SUBt		R	SUB		s1,rs2				
	Load	Upper I	mm	U	LUI	rd,i	mm				
Add	Upper	Imm to	PC	U	AUIPC						
Shifts		Shift		R	SLL		s1,rs2		1		
Shif	t Left	Immed	liate	I	SLLI		s1,sham	t			
		Shift R		R	SRL		s1,rs2				
Shift	Right	Immed		I	SRLI		s1,sham	t			
		Arithm		Ř	SRA		sl,rs2				
		t Arith 1		ī	SRAI		si,sham	t			
Logica			OR	R	XOR				1		
Logica		Immed		I			s1,rs2				
	XUK	Immed			XORI		s1,imm				
			OR	R	OR		s1,rs2				
	OR	Immed		I	ORI		sl,imm				
			AND	R	AND		s1,rs2				
		Immed		I	ANDI		s1,imm		1		
Compa			et <	R	SLT		s1,rs2				
		Immed		I	SLTI		s1,imm				
	Set	< Unsig	ned	R	SLTU	rd,r	s1,rs2				
		igned 1		I	SLTIU		s1,imm		1		
Branc	hes	Brand		SB	BEQ		rs2,imm				
		Brand		SB	BNE		rs2,imm				
		Brand		SB	BLT		rs2,imm				-
		Brand		SB	BGE		rs2,imm				
		< Unsig		SB	BLTU		rs2,imm				
		≥ Unsig		SB	BGEU		rs2,imm		1		
Jump	& Lir	nk	J&L	UJ	JAL	rd,i	mm				
Jum	p & Li	nk Req	ster	UJ	JALR	rd,r	s1,imm		1		
Synch	Syr	nch thre	eads	I	FENCE						
		nstr & [I	FENCE	.ı			1		
Syste		stem C		I	SCALL						
	Sys	tem BR	EAK	I	SBREA	K			1		
		teaD CY		I	RDCYC		rd				
ReaD	CYCLE	upper		Ī	RDCYC		rd				
		ReaD T		I	RDTIM		rd				
		upper		I	RDTIM		rd				
		TR RET		I	RDINS		rd				
KEBU	INSTR	upper	ndii	I	RDINS				Ī		
		or or		00		it Fori					
31	27 funct		24	20	19 15	14 12 funct3	11 7	6	0	1	
R _	rs3	funct2	IS		rsl	funct3	rd		rode	-	
R4	183		IS	2	rsl		rd		rode		
<u> </u>	ife	imm[11:0]	rs	0	rs1	funct3	rd imm[4:0]		rode	-	
s	imm[1 imm[12]		IS	_	rsl	funct3			rode		
SB	iinm[12	1003	imm[3		181	runct3	imm[4:1 11] rd		rode	-	
U 📖				1:12] [[11][19:1	0		rd		rode rode		
עט 🗔											

+ 12 for 641

+ 31 for C

+ 8 for M + 4 for 64M

+ 11 for A + 11 for 64A

+ 34 + 6 for F, D, Q for 64F, 64D, 64Q



RISC-V "Green Card" RV32I / RV64I / RV128I + C, M, A, F, D,& Q

		R	VI Base Instru	ıction	s: RV32I, RV64	I. and	RV128I							RVM Multiply-I	Divide Instructi	on Extens	ion		
Category Name	Fmt		V32I Base		+RV64		+RV128			Category	Name	e For	rmat		tiply-Divide)		-RV64	+/	RV128
Loads Load Byte		3 Y	d,rsl,imm							Multiply	MULti		R	MUL	rd,rs1,rs2	MULW	rd,rs1,rs2	MULD rd,r	s1.rs2
Load Halfword	I L		d,rs1,imm								MULtiply upper H		R	MULH	rd,rs1,rs2		,,	1.022	,
Load Word	I L		d,rs1,imm	LD	rd,rs1,imm	LQ	rd,rs2,imm			MU	Ltiply Half Sign/L	Ins	R	MULHSU	rd,rs1,rs2				
Load Byte Unsigned	I L		d.rsl.imm		,,						tiply upper Half L		R	MULHU	rd,rs1,rs2				
Load Half Unsigned			d,rs1,imm	LWU	rd,rs1,imm	LDU	rd,rs1,imm			Divide	DIV		R	DIV	rd,rs1,rs2	DIVW	rd,rs1,rs2	DIVD rd,r	s1.rs2
Stores Store Byte	S SI		s1,rs2,imm			1	,,				DIVide Unsign		R	DIVU	rd,rs1,rs2		,,		,
Store Halfword	S SI		s1,rs2,imm							Remainde			R	REM	rd,rs1,rs2	REMW	rd,rs1,rs2	REMD rd,r	s1.rs2
Store Word	S S		s1,rs2,imm	SD	rs1.rs2.imm	so	rs1,rs2,imm				REMainder Unsign		R	REMU	rd,rs1,rs2	REMUW	rd,rs1,rs2	REMUD rd,r	
Arithmetic ADD	R AI		d.rs1.rs2	ADDW		4 -	rd,rs1,rs2				KEMBINGEL OHSIGN	icu	K		c Instruction E		14,181,182	INDIANO IU,I	51,152
ADD Immediate			d,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2 rd,rs1,imm			Category	Name	e For	rmat		Atomic)		+RV64		RV128
SUBtract	RS		d,rs1,1mm		rd,rs1,1mm rd,rs1,rs2		rd,rs1,1mm rd,rs1,rs2			Load	Load Reserv		R	LR.W	rd,rsl	LR.D	rd,rs1		rd,rsl
Load Upper Imm	U L		d,imm	000	14/101/102	SODD	14,181,182			Store	Store Condition		R	SC.W	rd,rs1,rs2	SC.D	rd,rs1,rs2		rd,rs1,rs2
Add Upper Imm to PC			d,imm							Swap			R	AMOSWAP.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Shifts Shift Left			d,rs1,rs2	STILM	rd,rs1,rs2	errn .	rd.rsl.rs2			Add			R	AMOADD.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Shift Left Immediate			d,rs1,shamt		rd,rs1,shamt		rd.rsl.shamt			Logical			R	AMOXOR.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Shift Right	RSI		d,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2			Logical			R	AMOAND.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Shift Right Immediate			d,rs1,rs2		rd,rs1,shamt		rd,rs1,rs2						R	AMOOR.W	rd,rs1,rs2	AMOOR.D	rd,rs1,rs2		rd,rs1,rs2
Shift Right Arithmetic			d,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2			Min/Max	MINim		R	AMOMIN.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Shift Right Arith Imm			d,rs1,rs2		rd.rsl.shamt		rd,rs1,shamt			- IIII, FIGA	MAXim		R	AMOMAX.W	rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
Logical XOR	-		d,rs1,sname	U NAAN			ed Instruction E	done!		1	MINimum Unsign		R	AMOMINU.W					
				Cata		presse									rd,rs1,rs2		rd,rs1,rs2		rd,rs1,rs2
XOR Immediate			d,rs1,imm	Cate			RVC		I equivalent	_	MAXimum Unsign		R	AMOMAXU.W	rd,rs1,rs2		rd,rs1,rs2	AMOMAXU.Q	rd,rs1,rs2
OR	R OI		d,rs1,rs2	Load		C.LW	rd',rsl',imm		,rs1',imm*4					ating-Point Ins					
OR Immediate			d,rs1,imm	l		C.LWSP	rd,imm		sp,imm*4	Category	Name		rmat	RV32{F,D,Q} (5			+RV64	+/	RV128
AND			d,rs1,rs2	l		C.LD	rd',rs1',imm		,rs1',imm*8	Load		oad	<u>I</u>	FL{W,D,Q}	rd,rs1,imm				
AND Immediate			d,rs1,imm	l		C.LDSP	rd,imm		sp,imm*8	Store			S	FS{W,D,Q}	rs1,rs2,imm				
Compare Set <			d,rs1,rs2	l	Load Quad CL		rd',rsl',imm		,rs1',imm*16	Arithmeti			R	FADD. (S,D,Q)	rd,rs1,rs2				
Set < Immediate			d,rs1,imm	<u> </u>	Load Quad SP CI				sp,imm*16	-	SUBtr		R	FSUB. (S,D,Q)	rd,rs1,rs2				
Set < Unsigned			d,rs1,rs2	Store	s Store Word CS		rs1',rs2',imm		',rs2',imm*4		MULti		R	FMUL. (S,D,Q)	rd,rs1,rs2				
Set < Unsigned Imm			d,rs1,imm	l	Store Word SP CSS		rs2,imm		2,sp,imm*4		DIV		R	FDIV. (S,D,Q)	rd,rs1,rs2				
Branches Branch =			s1,rs2,imm		Store Double CS		rs1',rs2',imm		',rs2',imm*8		SQuare Ro		R	FSORT. (S,D,Q)	rd,rs1				
Branch ≠	SB B		s1,rs2,imm		Store Double SP CSS				2,sp,imm*8	Mul-Add	Multiply-A		R4	FMADD. (S,D,Q)	rd,rs1,rs2,rs3				
Branch <	SB BI		s1,rs2,imm	l	Store Quad CS		rs1',rs2',imm		',rs2',imm*16		Multiply-SUBtr		R4	FMSUB. (S,D,Q)	rd,rs1,rs2,rs3				
Branch ≥			s1,rs2,imm	l	Store Quad SP CSS				2,sp,imm*16		ve Multiply-SUBtr		R4	FNMSUB. (S,D,Q)	rd,rs1,rs2,rs3				
Branch < Unsigned			s1,rs2,imm	Arith		C.ADD	rd,rsl		rd,rd,imm		gative Multiply-A		R4		rd,rs1,rs2,rs3				
Branch ≥ Unsigned			s1,rs2,imm	l		C.ADDW			rd,rd,imm	Move	Move from Inte		R	FMV.S.X	rd,rs1	FMV.D.X		FMV.Q.X	rd,rsl
Jump & Link J&L			d,imm			C.ADDI			rd,rd,imm	Ci	Move to Inter		R	FMV.X.S	rd,rs1	FMV.X.D	rd,rs1	FMV.X.Q	rd,rs1
Jump & Link Register			d,rs1,imm	1			W rd,imm		rd,rd,imm	Sign Inje			R	FSGNJ. (S,D,Q)	rd,rs1,rs2				
Synch Synch threads		ENCE ENCE.I		Ι.		C.LI	4 rd,imm		rd,rd,imm*4	l N	egative SiGN sour		R R	FSGNJN. (S,D,Q)	rd,rs1,rs2				
Synch Instr & Data							rd,imm		rd,x0,imm	Min /Man	Xor SiGN sour			FSGNJX.{S,D,Q}	rd,rs1,rs2				
System System CALL System BREAK		BREAK		ן י		C.LUI C.MV	rd,imm		rd,imm rd,rs1,x0	Min/Max	MINim MAXim		R R	FMIN. {S,D,Q} FMAX. {S,D,Q}	rd,rs1,rs2				
Counters ReaD CYCLE		CYCLE	rd	Chift.			rd,rsl rd,imm		rd,rd,imm	Compare			R	FEQ. (S,D,Q)	rd,rs1,rs2 rd,rs1,rs2				
ReaD CYCLE upper Half		CYCLE		Bran	s Shift Left Imm CI ches Branch=0 CB	C.BEOZ	rs1',imm		rs1,x0,imm	Compare	Compare Float		R	FLT. (S,D,Q)	rd,rs1,rs2				
ReaD TIME		TIME	rd		Branch≠0 CB	C.BNEZ	rs1',imm		rs1,x0,imm		Compare Float		R	FLE. (S,D,Q)	rd,rs1,rs2				
ReaD TIME upper Half	I RI	TIME	rd	Jump		C.J	imm		x0,imm	Convert	Convert from		R	FCVT.(S,D,Q).W		FCVT. (S,D	.Q).L rd,rs1	FCVT.(S,D,	Q).T rd,rs1
ReaD INSTR RETired	I RI	DINSTR	ET rd	Jump	& Link Register CR	C.JALR	rd,rs1	JALR	rd,rs1,0	Conve	t from Int Unsign	ned	R	FCVT. (S,D,Q).WU	rd,rs1	FCVT. (S.D	Q).LU rd,rs1	FCVT. (S.D.	Q).TU rd,rs1
ReaD INSTR upper Half	I RI	DINSTR	ETH rd	Syste	em Sys BREAK CI	C.SBRE	AK	SBREAM]	Convert to	Int	R	FCVT.W. (S,D,Q)		FCVT.L.{S	,D,Q} rd,rs1	FCVT.T.{S,	D,Q} rd,rs1
		32-bit	Formats				16-bit Forn	nats		Con	vert to Int Unsign	ed	R	FCVT.WU. (S,D,Q)	rd,rs1	FCVT.LU.{	S,D,Q) rd,rs1	FCVT.TU.{S	,D,Q) rd,rs1
31 27 26 25 24	20 19	15 1	4 12 11 7 6	0		15 14 13 12	11 10 9 8 7 6 5 4 3 2 1	0		Categoriz	ation Classify T	уре	R	FCLASS. (S,D,Q)	rd,rs1				
				ode	CR		nd sd	ip.		Configura	tion Read Sta	itus	R	FRCSR	rd				
R4 rs3 funct2 rs				ode	CI			ŵ		F	tead Rounding Mo		R	FRRM	rd				
I imm[11:0]				rode		5 fact3 inn		ψ			Read Fla		R	FRFLAGS	rd				
1 (14)(10.4)				ode	CL		n20 nº inn(43 nº				Swap Status R		R	FSCSR	rd,rs1				
30		rsl fi		ode	cs		n[20] n2' inn[43] n3'			S	wap Rounding Mo	de	R	FSRM	rd,rs1				
U imm(3				ode	СВ	fmet3	branch target nsl'				Swap Fla	egs	R	FSFLAGS	rd,rs1				
imm[20 10:1	1[11[19:12]		rd ope	ode	CJ	fmct3	jump target	rp.		Swap F	Rounding Mode In	nm	I	FSRMI	rd,imm				
											Swap Flags In	nm	I	FSFLAGSI	rd,imm				



Simplicity breeds Contempt

- How can simple ISA compete with industry monsters?
- So far, no evidence more complex ISA justified for general code
 - Cray/RISC were right
- Many advantages to keeping base simple
 - Teaching (what profs do)
 - Learning (what engineers do)
 - Area
 - Energy
 - Quality-of-results versus Design time (HW and SW)
 - Verification
 - Security
 - Extensibility: one base ISA for all customized cores on chip



Proposed Standard "V" Vector Extension

- Traditional vector extension
 - Cray-style vector ISA, not packed-SIMD ISA or GPU
- LLVM-based compiler support for two programming models:
 - Auto-vectorization/parallelization (OpenMP)
 - Explicit SPMD (OpenCL)
- In progress
- Talk later today



RISC-V Privileged Architecture

- Draft specification released for comments 5/9/2015
- Four privilege modes
 - User (U-mode)
 - Supervisor (S-mode)
 - Hypervisor (H-mode) // Not specified yet
 - Machine (M-mode)
- Supported combinations of modes:

```
– M (simple embedded systems)
```

- M, U (embedded systems with protection)
- M, S, U (systems running Unix-style operating systems)
- M, H, S, U (systems running Hypervisors)
- Talk later today



RISC-V Ecosystem



www.riscv.org

Documentation

- User-Level ISA Spec v2
- Privileged ISA draft
- Compressed ISA draft

Software Tools

- GCC/glibc/GDB
- LLVM/Clang
- Linux
- Yocto
- Verification Suite

Hardware Tools

- Zynq FPGA Infrastructure
- Chisel

Software Implementations

- ANGEL, JavaScript ISA Sim.
- Spike, In-house ISA Sim.
- QEMU


Hardware Implementations

- Rocket Chip Generator
 - RV64G single-issue in-order pipe
- Sodor Processor Collection
- External implementations



Chisel: Constructing Hardware In a Scala Embedded Language

- Embed hardware-description language in Scala, using Scala's extension facilities:
 Hardware module is just data structure in Scala
- Different output routines generate different types of output (C, FPGA-Verilog, ASIC-Verilog) from same hardware representation
- Full power of Scala for writing hardware generators
 - Object-Oriented: Factory objects, traits, overloading etc
 - Functional: Higher-order funcs, anonymous funcs, currying
 - Compiles to JVM: Good performance, Java interoperability



- Chisel 3.0 in development
- Based around new FIRRTL intermediate representation
- Support new language frontends, and new target backends
- Become the "LLVM for Hardware"




Berkeley RISC-V Cores

- Sodor RISC-V educational cores in Chisel
- "Rocket Chip" is our Chisel-based generator that produces complete production chip RTL (cores, uncore, interconnect)



RISC-V/Chisel in the Classroom

- Sodor Educational Processor Repository
 - https://github.com/ucb-bar/riscv-sodor/wiki
- Introduction to Chisel, RISC-V
- Menagerie of RISC-V 32b processors
 - 1-stage, 2-stage, 5-stage
 - 3-stage with synchronous memory





"Rocket Chip" Generator Alpha Release, Released Oct 7, 2014

- Single-issue in-order classic 5-stage RISC pipeline
- Fully pipelined IEEE-2008 32-bit/64-bit FPU
- MMU supports Linux, other OS
- Non-blocking data cache
- BTB, BHT, RAS branch prediction
- Coprocessor interface
- Similar design point to ARM A5
- Parameterized generator
- ~5,400 LOC in Chisel for processor
- ~2,000 LOC for floating-point units
- ~4,600 LOC in Chisel for "uncore" (coherence hubs, L2 caches, networks, host/target interfaces)
- Updates in talk tomorrow on Z-scale




ARM Cortex A5 vs. RISC-V Rocket

Category	ARM Cortex A5	RISC-V Rocket				
ISA	32-bit ARM v7	64-bit RISC-V v2				
Architecture	Single-Issue In-Order 8- stage	Single-Issue In-Order 5-stage				
Performance	1.57 DMIPS/MHz	1.72 DMIPS/MHz				
Process	TSMC 40GPLUS	TSMC 40GPLUS				
Area w/o Caches	0.27 mm ²	0.14 mm ²				
Area with 16K Caches	0.53 mm ²	0.39 mm ²				
Area Efficiency	2.96 DMIPS/MHz/mm ²	4.41 DMIPS/MHz/mm ²				
Frequency	>1GHz	>1GHz				
Dynamic Power	<0.080 mW/MHz	0.034 mW/MHz				

Rocket Area Numbers Assuming 85% Utilization, the same number ARM used to report area.

Plots are not to scale.







More Berkeley Cores!

- Z-scale tiny RISC-V core, talk tomorrow
 - Comparable to ARM M cores
- BOOM out-of-order core, talk tomorrow
 - Comparable to ARM A9/A15 cores
- All built within Rocket Chip generator framework
- Even if you don't use these cores, their design and performance evaluations show that RISC-V ISA is competitive



State of the RISC-V Nation

- Significant momentum since HotChips-2014 rollout
- Many companies "kicking the tires", with varied interests
- Self-assessment:
 - If were thinking of designing own RISC ISA for project, then just use RISC-V
 - If need complete working supported core to inject into product design today, then pay \$M for industry core
 - If want simple core and deadline 6 months away, then better to spend \$M on RISC-V development



Concerns for RISC-V Ecosystem

- Fragmentation
 - How to stop extensible ISA from becoming 1000 different incompatible RISC-V ISAs?
- Momentum
 - Heavily Berkeley-driven so far, with extensive research funding, but don't we switch research projects frequently?
- Completeness
 - Feature X/Y/Z is missing
- FUD/Attacks
 - Fear of patent lawsuits
- Support
 - Where do I get paid help?



RISC-V Foundation

- Mission statement
 - "to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices."
 - A 501(c)(6) foundation in process of incorporating
- Rick O'Connor recruited as Executive Director
- Currently recruiting "founding" member companies



Foundation Principles

- The RISC-V ISA and related standards shall remain open and licence-free to all parties. The standard specifications shall always be publicly available as an online download.
- The compatibility test suites shall always be publicly available as a source-code download.
- To protect the standard, only members of the Foundation in good standing can use "RISC-V" and associated trademarks for commercial products, and only for devices that pass the tests in the open-source compatibility suites maintained by the Foundation.
- Non-commercial use of RISC-V trademark allowed if designs pass compatibility tests.



Foundation Functions

- Official source of information about RISC-V, maintains online repository of RISC-V documents, promotes adoption of RISC-V by organizing both online and live events (such as this workshop)
- Responsible for sustaining and evolving the RISC-V instruction set architecture and surrounding hardware and software ecosystem over time in response to changes in technology and the needs and requests of the user community.
- Manages licensing of the RISC-V trademarks and provides a vehicle to decide whether a project or product can use the RISC-V trademark.
- Maintains directory of public-domain instruction set architecture and micro-architectural techniques, culled from publications and expired patents.
- Produces and sells RISC-V promotional material to raise funds



Foundation Organization

- Seven member board, initially hand-picked but replacements elected by membership
- Board ultimately responsible for fulfilling mission
- Board can amend by-laws with 2/3 vote
- Board blesses ad-hoc committees to work on RISC-V projects, and has final vote of approval on committee recommendations



Foundation Membership Levels

- Sponsor members (one vote per organization)
 - Platinum (\$50K/year)
 - Gold (\$25K/year)
 - Silver (\$5K/year)
- Auditing Member (\$2.5K/year) (no vote)
- Individual Member (\$100/year) (no vote)
- Student Member (\$50/year) (no vote)
- Member of sponsoring/auditing organization gets all rights of member



RISC-V Landscape

RISC-V Foundation (US non-profit) *In process*

UC Berkeley (Originators, developers)

IIT Madras (Indian Govt.)

Govt/Public

Open Source

lowRISC (UK non-profit)

Rumble

TenX

Bluespec

startupX???

startupY???

Non-Profit Private Ventures

Commercial **Providers**



Modest RISC-V Project Goal

Become the industry-standard ISA for all computing devices



RISC-V Research Project Sponsors

- DoE Isis Project
- DARPA PERFECT program
- DARPA POEM program (Si photonics)
- STARnet Center for Future Architectures (C-FAR)
- Lawrence Berkeley National Laboratory
- Industrial sponsors (ParLab + ASPIRE)
 - Intel, Google, HP, Huawei, LG, NEC, Microsoft, Nokia, NVIDIA, Oracle, Samsung

Questions?