
CENG311- Computer Architecture Fall 2022 PROGRAMMING ASSIGNMENT #3

DESIGN:



- My primary goal was to complete the "addi,nor and jump" instructions.
- For this reason, I first started by designing the jump directive. I bought Jump's designs as we saw in the lesson. We shift the 25-0 bits of the directive by two and add them with bits 31-28 of pc to get the address. The result is obtained according to the Jump flag.
- Since the nor directive is r-format, there was no change until alucontrol. Since we looked at the green sheet and the opcode of nor was 100111, I added an if block accordingly. I gave 4'b0101 as the output. There is an if block for the output in Alu.
- The opcode had to be looked at for the Addi instruction. For this reason, I provided control with a cable for this in control. When the Aluop output is 0, the necessary addition for lw, sw and addi is performed.
- I have defined 3 outputs for Aluop. Because looking at the number of opcodes, I couldn't define enough different instructions with 2 of them. The table below is an explanation for this.

| ALUOP | 321 |
|--------|-----|
| | |
| I type | 000 |
| R type | 001 |
| Branch | 010 |
| Ben | 011 |
| Bvf | 100 |
| | |

- ❖ For the changes/additions made for "ben and the bvf" instructions, I will first mention the differences in the code after the above image.
- There are 3 different possibilities on the PC. These muxs are branch, jump and newly added "ben and byf" addresses respectively.

- I used an and operation as the selection bit for the 3.mux above. In this process, I've and'ed the branch and control_out bits.
- The branch flag becomes 1 with ben, byf and branch. If control_out is 1 that means the instruction is "ben or byf" and the required condition is met in the previous instruction.
- The reason why the jump flag is connected to alu will be explained in more detail below, but briefly, but or ben comes right after the jump and it is already there at the address in the jump. jump label 1

label 1: byf label 2

• In our new instructions, as you mentioned in the document, we sign extend the 16 bits in the instruction and use it as an address. And I'm moving that into the mux.

CODE

- There are 4 cables added to the Control. These are used to determine the instruction from the opcode. (ben,bvf,addi,j)
- The flags for addi are alusro, regwrite.
- The flag for beg, and ben is branch.
- The flag for j is jump.
- The required aluop results are mentioned above.
- After control, the flags are active/inactive to the required parts. However, since aluops go to alucontrol, I will talk about them next.
- When we look at the changes made in the code, we can see the added cables because there is an increase in the number of inputs. The nor instruction has been added under the if block of the r format.
- Ben and byf are decided on aluop and their outputs are 1000 and 1001 respectively. While instruction number is increasing gout became not insufficient and I expand it to 4 bits.
- My general logic in Alu was as follows. If I am annotating the result of an operation with alu_out, there is a possibility of a sign, overflow or zero. I implemented this based on each instruction. The biggest reason for me to make this distinction is that in some cases, if the result is zero and it means there is no need to take not of alu_out etc., the zero register is assigned directly. The same situation exists in other registers in different ways.
- It calculates the result of an instruction and changes the svz registers according to the result. But if the jump (the case mentioned above) comes before bvf or ben it should reset svz as it does not involve any arithmetic operation. If we don't, svz will be affected by the instruction before the jump.
- The condition is checked when ben or bvf. control_out is 1 if true, 0 otherwise. control_out is here as the flag that controls the branch event. Then the svz is reset.
- 2 extra muxes in the Processor are defined and the result of the 6th one is assigned to the PC.
- Cables that need to be defined in line with the additions made in other components were defined. Added signext jump_sext. and operation which decides with control_out and branch is done.

Important Note: When I simulated the program, each instruction was running first for itself, then with the dataa and datab of the next instruction. Bvf and Ben were not working properly since the second made affected the values in the svz. For each instruction to run once, I put a clock-like mechanism inside the alu32. Update fixes the number of alu32's work to one in each cycle.

I would like to explain with an example why there are separate calculations for each instruction in alu32. Example: If we take 1 and 1 in the nand operation, the result will be 0. However, this should not be considered an overflow. For this reason, each is evaluated in its own if block.

Instruction to binary and then hexadecimal:

| Label | Instruction | Binary | Hex |
|----------|---|--|----------|
| | $(pc = 0x00) - j \ label_1 // \rightarrow \ label_1 \ should be 0x0C$ | 00 0010 0000 0000 0000 0000 0000 00 0011 | 08000003 |
| label_2: | | | |
| | (pc = 0x04) — add $r4$, $r4$, $r5$ // $r4$ = $r4$ = $r4$ = $r4$ | 00 0000 00100 00101 00100 00000 10 0000 | 00852020 |
| | $(pc = 0x08)$ — bvf label_3 // label_3 should be $0x18$, $V = 1$ | 00 0101 00000 00000 00000 00000 01 1000 | 14000018 |
| label_1: | | | |
| | $(pc = 0x0C) - nor $r1, $r2, $r3 // ~(r2 = 0x05 r3 = 0x0A) \rightarrow r1 = 0xFFFFFFF0$ | 00 0000 00010 00011 00001 00000 10 0111 | 00430827 |
| | (pc = 0x10) — addi $r4$, $r1$, $0x0F$ // $r4$ = $0xFFFFFFFF$, $r2$ = 1 | 00 1000 00001 00100 00000 00000 00 1111 | 2024000F |
| | $(pc = 0x14)$ — ben label_2 // label_2 should be $0x04$ | 00 0110 00000 00000 00000 00000 00 0100 | 18000004 |
| label_3: | | | |
| | (pc = 0x18) - j exit // exit should be 0x40 | 00 0010 0000 0000 0000 0000 00 0001 0000 | 08000010 |
| exit: | | | |
| | (pc = $0x40$) // we do not care the code after exit branch. | | |

Registers before start:

| Register | Hex Value |
|----------|-----------|
| r0 | 00000000 |
| r1 | 00000000 |
| r2 | 00000005 |
| r3 | A000000A |
| r4 | 00000010 |
| r5 | 80000000 |

Step by step changing at registers:

Note: pc, dataa, datab etc. the register values are not included here as they are available in the dataflow provided below.

| Instruction | Changed Register - Hex Value |
|-------------------------------------|------------------------------|
| (pc = 0x00) — j label_1 | None |
| (pc = 0x04) — add \$r4, \$r4, \$r5 | r4 = 7FFFFFF |
| $(pc = 0x08) - bvf label_3$ | None |
| (pc = 0x0C) — nor \$r1, \$r2, \$r3 | r1 = FFFFFFF0 |
| (pc = 0x10) — addi \$r4, \$r1, 0x0F | r4 = FFFFFFF |
| $(pc = 0x14)$ — ben label_2 | None |
| (pc = 0x18) - j exit | None |

| /processor/pc | (0000000) | 0 | 0000000 | C | | | 0000001 | .0 | | | 00000014 | | | 00000004 | + | | | 0000000 | 3 | | 0000001 | 8 | | 00000040 | | 1 |
|--------------------|---|---|----------|-------------|---|--------|----------|---|-----------|-----------------------|---|---|-------------|------------|----------------|------------|----------|-----------|-------------|---|------------|---|-----------|---|---|---------|
| /processor/clk | | | | | | | <u> </u> | | | | | | | _ | | | | | | | | | | | | |
| /processor/dataa | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000 | 0000000000 | 0000000000 | 000101 | 11111111 | 111111111111 | 11111111 | 110000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 0000000000 | 111111111 | † 111111111 | 111111111 | 11111 | 0000000 | 00000000 | 000000000000000000000000000000000000000 | 00 | | <u> </u> | | | |
| /processor/datab | 000000000000000000000000000000000000000 | 000000000000 | 00000000 | 000000000 | 000000000000000000000000000000000000000 | 001010 | 0000000 | 000000000000000000000000000000000000000 | 0000000 | 010000 | 000000000000000000000000000000000000000 | 0000000000 | 0000000000 | 100000000 | 000000000 | 000000000 | 000000 | 0000000 | 0000000 | 000000000000000000000000000000000000000 | 00 | | | | | |
| /processor/out2 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000 | 0000000000 | 000000000000000000000000000000000000000 | 001010 | 00000000 | 000000000000000000000000000000000000000 | 00000000 | 001111 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 0000000000 | 100000000 | 000000000 | 0000000000 | 000000 | 00000000 | 00000000 | 000000000000000000000000000000000000000 | 00 | - | + | | - | |
| /processor/out3 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 11111111 | 111111111 | 1111111111 | 110000 | 1111111 | 111111111 | 1111111 | <u>∤</u> 11111111: | 11 | | | 01111111 | 11111111 | 11111111 | 11111111 | 11 | | | 0000000 | 000000000000000000000000000000000000000 | 000000000 | 00 | | Ŧ |
| /processor/out4 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | | | 000000000000000000000000000000000000000 | 1 | - | 000000000000000000000000000000000000000 | | + | 000000000000000000000000000000000000000 | 0000000000 | 00000011000 | 000000000 | + | | | | 0000000000 | 000000000001100 | - | 000000000000000000000000000000000000000 | + | + | 000000000000000000000000000000000000000 | 01000 |
| /processor/out5 | 000000000000000000000000000000000000000 | 0000000001100 | | | 0000000000 | | | 000000000000000000000000000000000000000 | | - | 000000000000000000000000000000000000000 | ł | + | 000000000 | + | | | 000000000 | 0000000000 | 000000000001100 | - | 000000000000000000000000000000000000000 | + | | 000000000000000000000000000000000000000 | + |
| /processor/out6 | | 0000000001100 | 00000000 | 0000000000 | 0000000000 | 010000 | 1 | 000000000000000000000000000000000000000 | | 1 | 000000000000000000000000000000000000000 | + | | 000000000 | - | | | 1 | - | 00000000011000 | 1 | 000000000000000000000000000000000000000 | + | 1 | 000000000000000000000000000000000000000 | \perp |
| /processor/sum | | 0000000000000 | | | 1111111111 | | 1 | 111111111 | | + | 1 | | | 01111111 | + | - | | 1 | | | 1 | 000000000000000000000000000000000000000 | 1 | 1 | | + |
| /processor/extad | | 000000000011 | | | 0001000001 | | | 000000000000000000000000000000000000000 | | | 000000000000000000000000000000000000000 | 000000000 | 0000000100 | 000000000 | + | | | <u> </u> | 000000000 | 00000000011000 | | 000000000000000000000000000000000000000 | + | + | 000000000000000000000000000000000000000 | 20000 |
| | | 000000000000000000000000000000000000000 | | | 000000000000000000000000000000000000000 | | 1 | 000000000000000000000000000000000000000 | | 1 | 000000000000000000000000000000000000000 | + | + | 000000000 | - | | | | - | 000000000011000 | - | 000000000000000000000000000000000000000 | + | 1 | 000000000000000000000000000000000000000 | \pm |
| ocessor/adder1out | | 0000000010000 | | | 01000000101 | | 1 | 000000000000000000000000000000000000000 | | + | 7 0000000000000000000000000000000000000 | + | + | 000000000 | + | | | 1 | + | - | - | + | + | 1 | + | \perp |
| ocessor/adder2out | | | | | | | 1 | | | 1 | + | + | + | | 1 | | | 1 | - | 000000001101100 | 1 | 000000000000000000000000000000000000000 | + | | 000000000000000000000000000000000000000 | \pm |
| /processor/sextad | + | | 00000000 | 00000000000 | 0100000100 | 011100 | 00000000 | 000000000000000000000000000000000000000 | JUUUUUUU | 111100 | 000000000000000000000000000000000000000 | | 0000010000 | 000000000 | 000000010 | 2000000100 | | 000000000 | 1000000000 | 00000001100000 | 1 00000000 | 000000000000000000000000000000000000000 | 001000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 1000 |
| rocessor/readdata | , + | | | 00011000 | 100000100 | 11100 | V 0000 | 1001000000 | 0000000 | 111100 | V | 2000000000 | 2000010000 | V 00100 | 01010010 | 00000100 | 20000 | V 00000 | 000000000 | 20000001100000 | V 00000 | 000000000000000000000000000000000000000 | 2100000 | V 0000000 | 200000000000000000000000000000000000000 | 00011 |
| essor/jump_extad | | | | 000110000 | 100000100 | 11100 | - | 100100000000 | UUUUU0001 | 111100 | zzzz000000000 | 000000000000000000000000000000000000000 | 000010000 | zzzz001000 | 010100100 | JUUUUU1000 | JUUUU | 1 | UUUUUU00000 | 0000001100000 | 1 | 000000000000000000000000000000000000000 | 7100000 | zzzz0000000 | 000000000000000000000000000000000000000 | JUU11 |
| ocessor/inst31_26 | | | 000000 | | | - | 001000 | | | | 000110 | | | 000000 | | | | 000101 | | | 000010 | | + | | + | + |
| ocessor/inst25_21 | | | 00010 | | | | 00001 | | | - | 00000 | | | 00100 | | | | 00000 | | | - | | | + + | - | + |
| ocessor/inst20_16 | | | 00011 | | | + | 00100 | | | - | 00000 | | | 00101 | - | | | 00000 | - | | - | | + | | | + |
| ocessor/inst15_11 | | | 00001 | | - | + | 00000 | | | | | | | 00100 | + | | | 00000 | - | | | | - | | | + |
| /processor/out1 | + | | 00001 | | | | 00100 | | | | 00000 | | | 00100 | | | | 00000 | | | | | | | | + |
| processor/inst15_0 | 000000000 | 00000011 | 0000100 | 00010011 | 1 | - | | 000001111 | | - | 0000000000 | + | | 00100000 | + | | | 0000000 | 00001100 | 0 | - | 000010000 | + | 000000000 | 0000011 | |
| /processor/instruc | 000010000000000000000000000000000000000 | 000000000011 | 00000000 | 0100001100 | 0001000001 | 100111 | 00100000 | 000100100000 | 00000000 | 001111 | 000110000000 | 00000000000 | 0000000100 | 000000001 | 000010100 | 100000001 | 100000 | 000101000 | 00000000000 | 00000000011000 | 00001000 | 000000000000000000000000000000000000000 | 000010000 | 00001000000 | 000000000000000000000000000000000000000 | 00000 |
| /processor/dpack | 000000000000000000000000000000000000000 | 00000000000000001 | | | | | | | | | | | | | | | | | | | 0000000 | 000000000000000000000000000000000000000 | 000000000 | 01 | | |
| /processor/gout | 0010 | | 0101 | | | | 0010 | | | - | 1000 | | | 0010 | | | | 1001 | | | 0010 | | + | | | |
| sor/jump_address | 000000000000000000000000000000000000000 | 000000001100 | 00000001 | 0000110000 | 0100000100 | 011100 | 00000000 | 1001000000 | 00000000 | 111100 | 000000000000000000000000000000000000000 | 0000000000 | 00000010000 | 000000100 | 001010010 | 000000100 | 000000 | 000000000 | 0000000000 | 00000001100000 | 00000000 | 000000000000000000000000000000000000000 | 001000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00001 |
| /processor/cout | | | | | | | | | | | | | | | | | | | | | | | | | | |
| /processor/zout | | | | | | | | | | | | | | | | | | | | | | | | | | |
| /processor/nout | | | | | | | | | | | | | | | | | | | | | | | | | | + |
| /processor/pcsrc | | | | | | | | | | | | | | | | | | | | | | | | | | _ |
| processor/regdest | | | | | | | <u> </u> | | | | | | | | | | | <u> </u> | | | | | | | | |
| /processor/alusrc | | • | | | | | | | | | | | | | | | | | | | | <u> </u> | | | | |
| ocessor/memtoreg | | • | | | | | | | | | | | | | | | | | | | | <u> </u> | | | | |
| processor/regwrite | | • | | | | | | | | | | | | | | | | | | | | | 1 | | | |
| ocessor/memread | | | | | | | | | | | | | | | | | | | | | | | 1 | | | |
| ocessor/memwrite | | • | | | | | | | | <u> </u> | | | | | | | | | | | 1 | | | | | |
| /processor/branch | | | | | | | | | | | <u> </u> | | + | 1 | | | | | | <u> </u> | | | | | | |
| /processor/aluop2 | | | | | | | | | | | _ | | + | | | | | | | | | | | | | |
| /processor/aluop1 | + | | | | | - | | 1 | | | 1 | | - | | | | | 1 | | | | | + | 1 | | |
| /processor/aluop3 | + | | | | | - | | † † | | | 7 | † | † | † † | † | | | | | | 1 | | - | | | |
| /processor/jump | - | | | | | | | | | | | | | + | 1 | | | 1 | | | | | + | | | + |
| | - | | | | | - | | + + | | | | | | + + | - | | | | | - | - | | - | + + | - | + |
| essor/control_out | | | | | | | | | | | | | | | | | | | | | | | | | | |

| Part | /processor/new_branches | Ī | Ţ | | Ī | | | | | | | 1 | Ī | Ī | ŀ | | | \exists | | | I I I |
|--|-----------------------------|---|------------|--|--------------|---|---|----------|-------------|---|----------|----------|------------|---|---------|---|---|---------------|---|---|---|
| Second | | 31 | - | - | - | | | | | <u> </u> | | | | - | | | - | | | - | |
| Second Control Seco | | + | 00001 | - | - | 00100 | | 00000 | | - | | 00100 | | - | Ϋ́ | 00000 | | | - | - | |
| Second | | | | - | - | 1 1 | | | | - | | | | - | | | | | | - | |
| Procession of the Company of the C | | | | - | + | 1 1 | - | | | _ | | - | - | | | | - | - | | | |
| Part | | 1 | | - | - | , 55555 | - | | | | | | - | | | | | + | | | |
| Processor Proc | | 000000000000000000000000000000000000000 | | 000000000000000000000000000000000000000 | 0001010 | 000000000000000000000000000000000000000 | 00000000001111 | 00000000 | 000000000 | 00000000000 | 00000 | 10000000 | 0000000000 | 0000000000 | 0000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000 | | | |
| Procession Pro | | 000000000000000000000000000000000000000 | | + | + | 1 | - | | | + | | | | + | | | + | + | - | | |
| | | 000000000000000000000000000000000000000 | | + + | 1 | 1 | | | | 1 | | | + | + | | | + | | 000000000000000000000000000000000000000 | 000 \ 0000000000000 | 0000000000000011 |
| Processor Proc | | | 0000000 | | + | - | | 1 | | 1 | 00100 | 00000000 | + | 10000000100 | 0000 | 000000000000000000000000000000000000000 | 1 | 1 00000000 | 1 | 000000000000000000000000000000000000000 | + |
| Processor Proc | | | V 11111111 | | 110000 | - V 1111111111111111 | | 1 | | - | - | 0111111 | | | 1111111 | 1 | - | V 0000000 | 000000000000000000000000000000000000000 | 000000 | |
| Processor Proc | | | | + + | 1 | 1 | - | | | - | | 1 . | + | + | H | - | | 1 | + + | + | |
| Processor Proc | | 000000000000000000000000000000000000000 | 11111111 | + | 110000 | <u> </u> | 11111111111111111 | .1 | | - | | 0111111 | 11111111 | 1111111111 | 1111111 | 1 | | 1 | + + | + | |
| Processor Angle Company Comp | | - 0000000000000000000000000000000000000 | - | | | | | | | + | | | | | + | | | 0000000 | 000000000000000000000000000000000000000 | 000001 | + + |
| Processivity Proc | | | | | 1 | ļ | - | | | | | | | | | | | - | | | |
| Processor Analysis Processor Processor Analysis Processo | | 000000000000000000000000000000000000000 | 1 | | 1 | 1 | - | | | 1 | | | | + | 1 | | + + | | | | |
| Processory International Processory Intern | /processor/mult4/i0 | 000000000000000000000000000000000000000 | 0000000 | 000000000000000000000000000000000000000 | 010000 | 000000000000000000000000000000000000000 | 000000000010100 | 00000000 | 000000000 | 0000000000 | 11000 | 00000000 | 0000000000 | 00000000001 | 1000 | 000000000000000000000000000000000000000 | 00000000001100 | 00000000 | 0000000000000000000111 | 100 00000000000000000000000000000000000 | 00000000001000100 |
| | /processor/mult4/i1 | 000000000000000000000000000000000000000 | 0000000 | 00000000000010000010 | 101100 | 000000000000000000000000000000000000000 | 000000001010000 | 00000000 | 000000000 | 0000000001 | 01000 | 00000000 | 0000000010 | 00000010001 | 1000 | 000000000000000000000000000000000000000 | 000000001101100 | 00000000 | 0000000000000000010111 | 100 00000000000000000000000000000000000 | 00000000001010000 |
| | /processor/mult4/s0 | | | <u> </u> | <u> </u> | <u> </u> | | | <u> </u> | | | - | | | | | | | | | |
| fprocessor/makfs/lg | /processor/mult5/out | 000000000000000000000000000000000000000 | 0000000 | 000000000000000000000000000000000000000 | 0010000 | 000000000000000000000000000000000000000 | 000000000010100 | 00000000 | 000000000 | 0000000000 | 11000 | 00000000 | 0000000000 | 00000000001 | 1000 | 000000000000000000000000000000000000000 | 00000000001100 | 00000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000001100 |
| | /processor/mult5/i0 | 000000000000000000000000000000000000000 | 0000000 | 000000000000000000000000000000000000000 | 0010000 | 000000000000000000000000000000000000000 | 00000000010100 | 00000000 | 000000000 | 000000000 | 11000 | 00000000 | 000000000 | 00000000001 | 1000 | 000000000000000000000000000000000000000 | 00000000001100 | 00000000 | 0000000000000000000011 | 100 00000000000000000000000000000000000 | 00000000001000100 |
| Processor/multi/out | /processor/mult5/i1 | 000000000000000000000000000000000000000 | 0000001 | 000011000010000010 | 0011100 | 00000001001000000 | 00000000111100 | 00000000 | 000000000 | 0000000000 | 10000 | 00000010 | 0001010010 | 00000010000 | 0000 | 000000000000000000000000000000000000000 | 000000001100000 | 00000000 | 0000000000000000010000 | 000 00000000000000000000000000000000000 | 00000000000001100 |
| | /processor/mult5/s0 | | | | | | | | | | | | | | | | | | | | |
| | /processor/mult6/out | 000000000000000000000000000000000000000 | 0000000 | 000000000000000000000000000000000000000 | 0010000 | 000000000000000000000000000000000000000 | 00000000010100 | 00000000 | 000000000 | 000000000000000000000000000000000000000 | 00100 | 00000000 | 0000000000 | 00000000001 | 1000 | 000000000000000000000000000000000000000 | 00000000011000 | 00000000 | 0000000000000000010000 | 000 00000000000000000000000000000000000 | 0000000000001100 |
| | /processor/mult6/i0 | 000000000000000000000000000000000000000 | 0000000 | 000000000000000000000000000000000000000 | 0010000 | 000000000000000000000000000000000000000 | 00000000010100 | 00000000 | 000000000 | 0000000000 | 11000 | 00000000 | 0000000000 | 00000000001 | 1000 | 000000000000000000000000000000000000000 | 00000000001100 | 00000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 0000000000001100 |
| processor abu1/abu_out | /processor/mult6/i1 | 000000000000000000000000000000000000000 | 0000011 | 0000000000000100000 | 100111 | 000000000000000000000000000000000000000 | 00000000001111 | 00000000 | 000000000 | 000000000000000000000000000000000000000 | 00100 | 00000000 | 0000000000 | 10000000100 | 0000 | 000000000000000000000000000000000000000 | 00000000011000 | 00000000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 00000000000000011 |
| processor alu1/a | /processor/mult6/s0 | | | | | | | | | | <u> </u> | | | | | | | | | | |
| processor/abil/pump | /processor/alu1/alu_out | 000000000000000000000000000000000000000 | 11111111 | | 110000 | 111111111111111 | 111111111111111111 | 1 | | | | 0111111 | 11111111 | 1111111111 | 1111111 | 1 | | 0000000 | 000000000000000000000000000000000000000 | 0000000 | |
| /processor/alu1/jump | /processor/alu1/a | 000000000000000000000000000000000000000 | 000000 | 000000000000000000000000000000000000000 | 000101 | 11111111111111111 | 1111111111110000 | 00000000 | 000000000 | 0000000000 | 00000 | 11111111 | 111111111 | 11111111111 | 1111 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000 | | | |
| | /processor/alu1/b | 000000000000000000000000000000000000000 | 0000000 | t t 00000000000000000000000000000000000 | †)001010 | 000000000000000000000000000000000000000 | 000000000001111 | 00000000 | 000000000 | 00000000000 | 00000 | 10000000 | 0000000000 | 00000000000 | 0000 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | 000 | | | |
| | /processor/alu1/alu_control | 0010 | 0101 | | + | 0010 | | 1000 | | | | 0010 | | - | X | 1001 | | 0010 | | + + | |
| /processor/alu1/control_out /processor/alu1/svz | | | | | | | | | | | | | | | | | | | | <u> </u> | <u> </u> |
| /processor/alu1/control_out /processor/alu1/svz | /processor/alu1/update | | | | | | | | | | | | | | | | | | | | |
| /processor/alu1/zout /processo | | | | | <u> </u> | | | | | | | | | | | | | | | | |
| /processor/alu1/svz 000 100 00000000000000000000000000000 | | | | <u> </u> | <u> </u> | <u> </u> | | | | | | | | | | | <u> </u> | | | + + | + + |
| /processor/add1/a | | | | | | | | | | | | - | - | | | | | | | + + | + + |
| /processor/add1/a | | 000 | 100 | | 1 | | | 000 | | | - | 010 | - | | Ϋ́ | 000 | | | | + + | + + |
| /processor/add1/b | | 000000000000000000000000000000000000000 | | 000000000000000000000000000000000000000 | 0001100 | 000000000000000000000000000000000000000 | 000000000000000000000000000000000000000 | | 000000000 | 00000000000 | | | 0000000000 | 000000000000000000000000000000000000000 | 0100 | | 000000000001000 | 00000000 | 000000000000000000000000000000000000000 | 000 00000000000000000000000000000000000 | 000000000000000000000000000000000000000 |
| /processor/add1/out | | 0000000000 | - | + + | | | | | | | | | - | | | | | 1 2 3 3 3 3 3 | | | |
| /processor/add2/a | | | + | + | 0010000 | 000000000000000000000000000000000000000 | 000000000010100 | 00000000 | 000000000 | 0000000000 | 11000 | 00000000 | 0000000000 | 00000000000 | 1000 Y | 000000000000000000000000000000000000000 | 000000000001100 | 00000000 | 000000000000000000000000000000000000000 | 100 00000000000000000000000000000000000 | 00000000000100100 |
| /processor/add2/b | | | | + | + | 1 | | | | + | | | + | + | Ĵ | | + | Ţ | | + | |
| /processor/add2/out 000000000000000000000000000000000000 | | - | | - | 1 | | | | | | | | - | + | | | + | 1 | | | |
| | | 000000000000000000000000000000000000000 | | - | 1 | 1 | | | | + | | | - | + | | | + + | 1 | | | |
| 0 ps 20 ps 40 ps 60 ps 80 ps 100 ps 120 ps 140 ps 160 ps 200 ps 220 ps 240 ps 260 ps 280 ps 300 | | 333333000000000000000000000000000000000 | | | | | | | 00000000000 | | | | | | | | 00000001101100 | | | | |
| | | | | | | | | | 120 | | | | | | | |) ps 2 | | | | |

