

Overview of EDA Cloud

- Provide EDA tools
 - Design Compiler \ IC Compiler \ PrimeTime \ Milkway \ VCS-MX \ Verdi...
- Provide cell based and full custom process data
 - Apply TSMC90GUMTM(90nm)
- Edit and manage at frontend and compute at backend
- Operation details
 - Connect w/ NX Client
 - Apply password of half hour



Review Flow of Logic Synthesis

- HDL compiler
 - Translate RTL with GTECH library(no timing information)
- Design compiler
 - Map design blocks to gate level design with cell library(have timing information)



Flow of Design Compiler

- 1. Input: analyze, elaborate
- 2. Link: link
- Set size&mode of wire load: set wire load model
- 4. Synthesis: compile
- Report: report_timing , report_power, report constraint
- Design saving: write(ddc, netlist), write sdf, write sdc

Synthesis Script of NVDLA

- NVIDIA provide a template of synthesis script(.tcl) <Git: Link>
- Design compiler run with synthesis script
- Main configures of synthesis script
 - Import Process Data to Design Compiler

```
export TARGET_LIB="/cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db"
export LINK_LIB="\
    /cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db \
    /cad/synopsys/synthesis/2015.06-sp1/libraries/syn/dw_foundation.sldb \
    /cad/synopsys/synthesis/2015.06-sp1/libraries/gtech.db \
```

Use wireload Model(non-physical synthesis)

```
wire_load("tsmc090_wl20") {
  resistance : 8.5e-8;
  capacitance : 1.5e-4;
  area : 0.7;
  slope : 133.334;
  fanout_length (1,133.334);
}
```

Result of Design Compiler

- Cost 8 days
- Synthesis of NVDLA with 8 parts
 - NVNVDLA_partition_a

-rw-r--r-- 1 pk6102 TN90GUTM 376 Jan 12 03:54 NV_NVDLA_partition_a.sdc
-rw-r--r-- 1 pk6102 TN90GUTM 361966420 Jan 14 07:37 NV_NVDLA_partition_c.gv
-rw-r--r-- 1 pk6102 TN90GUTM 376 Jan 14 07:36 NV_NVDLA_partition_c.sdc
-rw-r--r-- 1 pk6102 TN90GUTM 471257804 Jan 18 19:17 NV_NVDLA_partition_p.gv
-rw-r--r-- 1 pk6102 TN90GUTM 376 Jan 18 19:15 NV_NVDLA_partition_p.sdc
[pk6102@st1116 net]\$

-rw-r--r-- 1 pk6102 TN90GUTM 100786044 Jan 19 14:38 NV_NVDLA_partition_o.gv
-rw-r--r-- 1 pk6102 TN90GUTM 376 Jan 19 14:37 NV_NVDLA_partition_o.sdc

r-- 1 pk6102 TN90GUTM 141207069 Jan 12 03:54 NV NVDLA partition a.gv-


- Netlist(.gv) of each parts in NVDLA
- Modules: rt_cmac_b2cacc, cacc, clk_over_on_sync, rst
- NVNVDLA_partition_c
 - Modules: rt_cacc2glb, rt_csb2cacc, rt_csc2cmac, rt_csc2cmac_b, cbuf, cdma, csc, clk over on sync, rst
- NVNVDLA partition m
 - Modules: cmac, clk_over_on_sync, rst
- NVNVDLA_partition_o
 - Modules: rt_csb2cmac, rt_csc2cmac_a, bdma, cdp, csb_master, cvif, glb, mcif, pdp, rubik, clk_over_on_sync, rst, falcon_reset
- NVNVDLA_partition_p
 - Modules: rt_cmac_a2cacc, sdp, clk_over_on_sync, rst

Problem of Run .tcl Script with DC

Problem

Env problem synthesis script

• EDA cloud run Rdc shell in backend with shell of CIC(cicsh)



Solution

- Set required environment parameters one by one in .tcl script
- Revise synthesis script

2018/7/24

Can't see frontend config

Revised Place of Script(EDA cloud can't export any file)

syn_launch.sh

```
echo "[INFO]: Running DC (non-physical/Wireload model)..."
   for module in $modules
                          "S="$BUILD NAME/scripts/${module}.files.vc"
                               PREFIX_PATCHED $DC_PATH -no_gui -f ../$BUILD_NAME/scripts/dc_run.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.log
                #$COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f ../$BUILD_NAME/scripts/dc_run.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.log
                                                   -no_gui -f $BUILD_NA
                                                                          [/scripts/dc_run_a.tcl -output_log_file
                                                                                                                            /NV NVDLA partition a
                                                                          /scripts/dc run c.tcl -output log file
                                                                                                                            /NV NVDLA partition c
                                                   -no_gui -f $BUILD_NA
-no_gui -f $BUILD_NA
                                                                          /scripts/dc run o.tcl -output log file
                                                                                                                           /NV NVDLA partition o
                                                                                                                                                              . loa
                                                                          /scripts/dc_run_m.tcl -output_log_file
                                                                                                                           V/NV_NVDLA partition_m
                                                   -no gui -f $BUILD
                                                                          E/scripts/dc run p.tcl -output log file
                                                                                                                           \/NV NVDLA partition p =
               export RESTORE_DB=$restore_db
echo $COMMAND_PREFIX_PATCHED $DC_PATH -f ../$BUILD_NAME/scripts/dc_interactive.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.interactive.log
                #$COMMAND PREFIX PATCHED $DC PATH -f ../$BUILD NAME/scripts/dc interactive.tcl -output log file ../$LOG DIR/${module} ${SYN MODE}.interactive.log
                                                                  /scripts/dc interactive.tcl -output_log file $LOG_DIF/${module}_${SYN_MODE}.interactive.log
```

config.sh

Revised Place of Script(EDA cloud can't export any file)

dc run.tcl

```
11 # -------
12 # Setup variables/procs
13 # ------
14
15 set synMsgInfo "Info:"
16 set synMsgErr "Error:"
17 set synMsgWarn "Warning:"
18 set MODULE "NV_NVDLA_partition_a"
```

```
# Directories

105 setVar CONS_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/cons

106 setVar DB_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/lop

107 setVar LOG_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/lop

108 setVar REPORT_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/report

109 setVar NET_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/net

110 setVar FV_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/fv

111 setVar MW_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/design_lib

112 setVar DIB_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/design_lib

113 setVar DEF_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/def

114 setVar SCRIPTS_DIR /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn/scripts

115 #setVar SEARCH_PATH ".

116 setVar SEARCH_PATH /project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla_syn

117 setVar RIL_EXTENSIONS ".v.sv.gv"

118 setVar RIL_EXTENSIONS=".vh.svh"
```

```
setVar TOP NAMES "NV NVDLA partition a NV NVDLA partition c NV NVDLA partition o NV NVDLA partition m NV NVDLA partition p
setVar NVDLA ROOT "/project/dr196/pk61/pk6102/nvdla/hw-nvdlav1
setVar RTL SEARCH PATH "
                          (\bar{s} - d \bar{N}) = (NVDLA_R00T)/v / NVDLA_R00T/v /
setVar EXTRA RTL " \
setVar RTL INCLUDE SEARCH PATH " \
setVar DEF "def"
setVar CONS "config"
setVar TARGET LIB "/cad/CBDK/CBDK TSMC90GUTM Arm v1.2/CIC/SynopsysDC/db/slow hvt.db"
                           /cad/CBDK/CBDK TSMC90GUTM Arm v1.2/CIC/SynopsysDC/db/slow hvt.db \
                           /cad/synopsys/synthesis/2015.06-spl/libraries/syn/dw foundation.sldb \
                           /cad/synopsys/synthesis/2015.06-sp1/libraries/syn/gtech.db \
setVar WIRELOAD MODEL NAME "tsmc090 wl20"
setVar AREA_RECOVERY 1
setVar INCREMENTAL RECOMPILE COUNT 2
setVar RTL DEPS "/project/dr196/pk61/pk6102/nvdla/hw-nvdlav1/nvdla syn/scripts/NV NVDLA partition a.files.vc"
```