



# Overview of EDA Cloud

- Provide **EDA tools**
  - Design Compiler 、 IC Compiler 、 PrimeTime 、 Milkway 、 VCS-MX 、 Verdi...
- Provide cell based and full custom process data
  - Apply **TSMC90GUMTM**(90nm)
- Edit and manage at **frontend** and compute at **backend**
- Operation details
  - Connect w/ NX Client
  - Apply password of half hour



# Review Flow of Logic Synthesis

- HDL compiler
  - Translate RTL with GTECH library(no timing information)
- Design compiler
  - Map design blocks to gate level design with cell library(have timing information)



## Flow of Design Compiler

1. Input: analyze, elaborate
2. Link: link
3. Set size&mode of wire load:  
`set_wire_load_model`
4. Synthesis: compile
5. Report: `report_timing` , `report_power`,  
`report_constraint`
6. Design saving: `write(ddc, netlist)`,  
`write_sdf`, `write_sdc`

# Synthesis Script of NVDLA

- NVIDIA provide a template of synthesis script(.tcl) <Git: [Link](#)>
- Design compiler run with synthesis script
- Main configures of synthesis script
  - Import Process Data to Design Compiler

```
export TARGET_LIB="/cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db"
export LINK_LIB="\
/cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db \
/cad/synopsys/synthesis/2015.06-sp1/libraries/syn/dw_foundation.sldb \
/cad/synopsys/synthesis/2015.06-sp1/libraries/gtech.db \
"
```

- Use wireload Model(non-physical synthesis)

```
wire_load("tsmc090 wl20") {
  resistance : 8.5e-8;
  capacitance : 1.5e-4;
  area       : 0.7;
  slope      : 133.334;
  fanout_length (1,133.334);
}
```

# Result of Design Compiler

- Cost 8 days
- Synthesis of NVDLA with 8 parts

```
-rw-r--r-- 1 pk6102 TN90GUTM 141207069 Jan 12 03:54 NV_NVDLA_partition_a.gv
-rw-r--r-- 1 pk6102 TN90GUTM      376 Jan 12 03:54 NV_NVDLA_partition_a.sdc
-rw-r--r-- 1 pk6102 TN90GUTM 361966420 Jan 14 07:37 NV_NVDLA_partition_c.gv
-rw-r--r-- 1 pk6102 TN90GUTM      376 Jan 14 07:36 NV_NVDLA_partition_c.sdc
-rw-r--r-- 1 pk6102 TN90GUTM 471257804 Jan 18 19:17 NV_NVDLA_partition_p.gv
-rw-r--r-- 1 pk6102 TN90GUTM      376 Jan 18 19:15 NV_NVDLA_partition_p.sdc
[pk6102@st1116 net]$
-rw-r--r-- 1 pk6102 TN90GUTM 100786044 Jan 19 14:38 NV_NVDLA_partition_o.gv
-rw-r--r-- 1 pk6102 TN90GUTM      376 Jan 19 14:37 NV_NVDLA_partition_o.sdc
```

## Netlist(.gv) of each parts in NVDLA


- NVNVDLA\_partition\_a
  - Modules: rt\_cmac\_b2cacc, cacc, clk\_over\_on\_sync, rst
- NVNVDLA\_partition\_c
  - Modules: rt\_cacc2glb, rt\_csb2cacc, rt\_csc2cmac, rt\_csc2cmac\_b, cbuf, cdma, csc, clk\_over\_on\_sync, rst
- NVNVDLA\_partition\_m
  - Modules: cmac, clk\_over\_on\_sync, rst
- NVNVDLA\_partition\_o
  - Modules: rt\_csb2cmac, rt\_csc2cmac\_a, bdma, cdp, csb\_master, cvif, glb, mcif, pdp, rubik, clk\_over\_on\_sync, rst, falcon\_reset
- NVNVDLA\_partition\_p
  - Modules: rt\_cmac\_a2cacc, sdp, clk\_over\_on\_sync, rst

# Problem of Run .tcl Script with DC

- Problem

- Env problem synthesis script
- EDA cloud run Rdc\_shell in backend with shell of CIC(cicsh)

Can't see frontend config



- Solution

- Set required environment parameters one by one in .tcl script
- Revise synthesis script

# Revised Place of Script(EDA cloud can't export any file)

- syn\_launch.sh

```
232 elif [ "$mode" == "wlm" ] ; then
233     echo "[INFO]: Running DC (non-physical/Wireload model)..."
234     export SYN_MODE=$mode
235     for module in $modules
236     do
237         export BUILD=$module
238         export RTL_DEPS="$BUILD_NAME/scripts/${module}.files.vc"
239         COMMAND_PREFIX_PATCHED="${COMMAND_PREFIX}/\<MODULE\>/${module}"
240         COMMAND_PREFIX_PATCHED="${COMMAND_PREFIX_PATCHED}/\<LOG\>/${LOG_DIR}"
241         if [ -z "$restore_db" ] ; then
242             echo $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f ../$BUILD_NAME/scripts/dc_run.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.log
243             echo `pwd`
244             #cd $BUILD_NAME
245             #$COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f ../$BUILD_NAME/scripts/dc_run.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.log
246             $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f $BUILD_NAME/scripts/dc_run_a.tcl -output_log_file $LOG_DIR/NV_NVDLA_partition_a_${SYN_MODE}.log
247             $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f $BUILD_NAME/scripts/dc_run_c.tcl -output_log_file $LOG_DIR/NV_NVDLA_partition_c_${SYN_MODE}.log
248             $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f $BUILD_NAME/scripts/dc_run_o.tcl -output_log_file $LOG_DIR/NV_NVDLA_partition_o_${SYN_MODE}.log
249             $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f $BUILD_NAME/scripts/dc_run_m.tcl -output_log_file $LOG_DIR/NV_NVDLA_partition_m_${SYN_MODE}.log
250             $COMMAND_PREFIX_PATCHED $DC_PATH -no_gui -f $BUILD_NAME/scripts/dc_run_p.tcl -output_log_file $LOG_DIR/NV_NVDLA_partition_p_${SYN_MODE}.log
251         else
252             export RESTORE_DB=$restore_db
253             echo $COMMAND_PREFIX_PATCHED $DC_PATH -f ../$BUILD_NAME/scripts/dc_interactive.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.interactive.log
254             echo `pwd`
255             #cd $BUILD_NAME
256             #$COMMAND_PREFIX_PATCHED $DC_PATH -f ../$BUILD_NAME/scripts/dc_interactive.tcl -output_log_file ../$LOG_DIR/${module}_${SYN_MODE}.interactive.log
257             $COMMAND_PREFIX_PATCHED $DC_PATH -f $BUILD_NAME/scripts/dc_interactive.tcl -output_log_file $LOG_DIR/${module}_${SYN_MODE}.interactive.log
258         fi
259     done
```

- config.sh

```
15 export TOP_NAMES="NV_NVDLA_partition_a NV_NVDLA_partition_c NV_NVDLA_partition_o NV_NVDLA_partition_m NV_NVDLA_partition_p"
16
17 export NVDLA_ROOT="/project/dr196/pk61/pk6102/nvdla/hw-nvdla1"
18
19 # Where do I find the RTL source verillog/system verillog files?
20 export RTL_SEARCH_PATH=" \
21     ${ls -d ${NVDLA_ROOT}/vmod/nvdla/" \
22     ${NVDLA_ROOT}/vmod/rams \
23     ${NVDLA_ROOT}/vmod/vlibs \
24 "
25 export EXTRA_RTL=" \
26     ${NVDLA_ROOT}/vmod/nvdla/nocif/NV_NVDLA_XXIF_libs.v \
27 "
28
29 # If there are verillog header files, where do I find them?
30 export RTL_INCLUDE_SEARCH_PATH=" \
31     ${NVDLA_ROOT}/vmod/include \
32 "
33
34 export TARGET_LIB="/cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db"
35 export LINK_LIB=""
36
37 export /cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db \
38 /cad/synopsys/synthesis/2015.06-spl/libraries/syn/dw_foundation.sldb \
39 /cad/synopsys/synthesis/2015.06-spl/libraries/gtech.db \
40
41 export HW_LIB=""
42 export TF_FILE=""
43 export TLUPPLUS_FILE=""
44 export TLUPPLUS_MAPPING_FILE=""
45 export MIN_ROUTING_LAYER=""
46 export MAX_ROUTING_LAYER=""
47 export HORIZONTAL_LAYERS=""
48 export VERTICAL_LAYERS=""
49 export WIRELOAD_MODEL_NAME="tsmc090_wl20"
50 export WIRELOAD_MODEL_FILE=""
51 export DONT_USE_LIST=""
```

# Revised Place of Script(EDA cloud can't export any file)

- dc\_run.tcl

```
11 # =====
12 # Setup variables/procs
13 # =====
14
15 set synMsgInfo "Info:"
16 set synMsgErr  "Error:"
17 set synMsgWarn "Warning:"
18 set MODULE "NV_NVDLA_partition_a"
```

```
104 # Directories
105 setVar CONS_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasyncons
106 setVar DB_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasyndb
107 setVar LOG_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynlog
108 setVar REPORT_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynreport
109 setVar NET_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynnet
110 setVar FV_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynfv
111 setVar MW_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynmw
112 setVar DLIB_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasyndesignlib
113 setVar DEF_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasyndef
114 setVar SCRIPTS_DIR /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynscripts
115 #setVar SEARCH_PATH "."
116 setVar SEARCH_PATH /project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasyn
117 setVar RTL_EXTENSIONS ".v .sv .gv"
118 setVar RTL_INCLUDE_EXTENSIONS=".vh .svh"
```

```
155 # From config
156 setVar TOP_NAMES "NV_NVDLA_partition_a NV_NVDLA_partition_c NV_NVDLA_partition_o NV_NVDLA_partition_m NV_NVDLA_partition_p"
157 setVar NVDLA_ROOT "/project/dr196/pk61/pk6102/nvdlawhwnvdlav1"
158 setVar RTL_SEARCH_PATH " \
159     ${ls -d ${NVDLA_ROOT}/vmod/nvdlawhwnvdlav1/*} \
160     ${NVDLA_ROOT}/vmod/rams \
161     ${NVDLA_ROOT}/vmod/vlibs \
162 "
163 setVar EXTRA_RTL " \
164     ${NVDLA_ROOT}/vmod/nvdlawhwnvdlav1/nocif/NV_NVDLA_XXIF_libs.v \
165 "
166 setVar RTL_INCLUDE_SEARCH_PATH " \
167     ${NVDLA_ROOT}/vmod/include \
168 "
169 setVar DEF "def"
170 setVar CONS "config"
171 setVar TARGET_LIB "/cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db"
172 setVar LINK_LIB "\
173     /cad/CBDK/CBDK_TSMC90GUTM_Arm_v1.2/CIC/SynopsysDC/db/slow_hvt.db \
174     /cad/synopsys/synthesis/2015.06-spl/libraries/syn/dw_foundation.sldb \
175     /cad/synopsys/synthesis/2015.06-spl/libraries/syn/gtech.db \
176 "
177 setVar WIRELOAD_MODEL_NAME "tsmc90_wl20"
178 setVar AREA_RECOVERY 1
179 setVar INCREMENTAL_RECOMPILE_COUNT 2
180 setVar RTL_DEPS "/project/dr196/pk61/pk6102/nvdlawhwnvdlav1nvdlasynscripts/NV_NVDLA_partition_a.files.vc"
```