Implementation Plan, PMP, WFA Classification, and the RDMA-Compute Interface

Adaptive RDMA Optimization for Distributed LLM Training and Inference on Consumer Hardware

Nathan Gopee
MS Computer Science Candidate, SUNY New Paltz
gopeen1@newpaltz.edu
Advisors: Dr. Wafi Danesh & Dr. Ashley Suchy

March 31, 2026

Contents

1 Problem Context **3**
1.1 Three Resources, One Bottleneck . . . 3
1.2 Prefill and Decode Are Different Problems . . . 3
1.3 The KV Cache: A Small Price for Linear Complexity . . . 3
1.4 The Network Becomes the Fourth Resource . . . 4
1.5 The Gap This Thesis Fills . . . 4

2 Theoretical Foundation **4**
2.1 The Scaling Book's Decode Latency Model . . . 4
2.2 PMP: Bang-Bang QP Allocation . . . 5
2.3 WFA vs. PMP: Complementary Roles . . . 5

3 Implementation Plan **5**
3.1 What We Are Building (and Not Building) . . . 6
3.2 Five-Component Architecture with PMP . . . 6
3.3 The Three API Layers and Where libscuffedrdma Sits . . . 6
3.4 UD vs. RC: Why RC for Both Pools . . . 9

4 Deployment Configurations: Where RDMA Enters the Data Path **10**
4.1 Configuration A: One User, One Model, Multiple GPUs on One Machine . . . 10
4.2 Configuration B: Multiple Users, One Model, Multiple GPUs on One Machine . . . 11
4.3 Configuration C: Disaggregated Prefill/Decode Across Machines . . . 11
4.4 Configuration D: Multiple Users, One Model, Multiple Machines . . . 12
4.5 Configuration E: Multiple Models, Multiple Machines . . . 13
4.6 Summary: QP and Verbs Mapping by Configuration . . . 14

5 UCX Issue Landscape and libscuffedrdma's Position **14**
5.1 Protocol Transition Cliffs: The Core Problem . . . 14
5.2 Head-of-Line Blocking in Shared QP Pools . . . 15
5.3 Transport Selection Opacity . . . 16
5.4 Multi-Rail Failures . . . 16
5.5 Rendezvous Protocol Bugs and Optimizations . . . 17
5.6 Memory Registration Overhead . . . 17
5.7 GPU and ML Workload Friction . . . 18
5.8 Congestion Control and QoS Gaps . . . 18
5.9 Summary: Where libscuffedrdma Intersects UCX's Limitations . . . 18

6 KV Cache Compression Pipeline and TurboQuant **19**
6.1 Three Compression Stages on Orthogonal Axes . . . 19
6.2 TurboQuant: Algorithm and Math . . . 19
6.3 How TurboQuant Complements the Thesis Architecture . . . 20

7 Production Systems Context **21**

8 Benchmark Results **22**
8.1 Dual QP Pool: Head-of-Line Blocking . . . 22
8.2 Latency Across Message Sizes . . . 22
8.3 Infrastructure Validation . . . 23

9 Next Steps **23**

1 Problem Context

1.1 Three Resources, One Bottleneck

Every GPU balances three resources: compute (how many FLOPs/s the tensor cores can deliver), memory bandwidth (how fast data moves between VRAM and the compute units), and total memory (how much fits on the card at once). An RTX 5090 has roughly 105 TFLOPS of FP16 tensor core compute and about 1.8 TB/s of GDDR7 bandwidth. An RTX 3090 has roughly 36 TFLOPS FP32 (71 TFLOPS FP16 tensor) and 936 GB/s of GDDR6X bandwidth. The ratio of compute to bandwidth determines a critical threshold: if an operation does not perform enough FLOPs per byte loaded from memory, the tensor cores sit idle waiting for data. This is the roofline model [1], and it governs every layer of the inference stack.

1.2 Prefill and Decode Are Different Problems

LLM inference splits into two phases with fundamentally different bottlenecks. Prefill processes the full user prompt in one forward pass. Because many tokens share the same weight matrices, arithmetic intensity is high and the GPU is compute-bound. Decode generates tokens one at a time. Each step must reload the full KV cache from VRAM to compute a single attention dot product per head, producing an arithmetic intensity near 1. The GPU is memory-bandwidth-bound during decode regardless of batch size for the attention operation, and the MLP is bandwidth-bound unless the batch exceeds a hardware-specific critical threshold [1].

This asymmetry is why disaggregated serving exists: run prefill on one set of GPUs optimized for compute throughput, run decode on another set optimized for memory bandwidth, and transfer the KV cache between them.

1.3 The KV Cache: A Small Price for Linear Complexity

Without a KV cache, every decode step would recompute attention over the entire sequence from scratch–quadratic in sequence length. The KV cache makes decode linear: each new token only computes its own key and value projections, then attends over the cached keys and values from all previous tokens. This is what makes autoregressive generation practical at long context lengths.

The cost is memory. For a model with L layers, K KV heads, head dimension H, sequence length S, and 2 bytes per element (FP16):

$$\text{KV cache per request} = 2 \times L \times K \times H \times S \times 2 \text{ bytes}$$

For a 70B-class model (L=80, K=8 with GQA, H=128, S=4096): that is $2\times80\times8\times128\times4096\times2 \approx$ 1.3 GB per request. With 16 concurrent users, the KV cache alone consumes 21 GB–more than the weights on many consumer GPUs. On our RTX 3090s (24 GB VRAM each), the KV cache competes directly with model weights for memory.

This is why KV cache compression (LoRC, KVTC, TurboQuant) matters so much for this thesis: every byte saved in the cache is a byte that does not need to cross the 10GbE link during disaggregated serving, and a byte freed in VRAM for larger batches or longer contexts. Compression directly reduces the bytes that must cross the 10GbE link during disaggregated serving. Combined with the dual QP pool (which eliminates queuing delay on top of the raw transfer time), the two optimizations target independent terms in the transfer latency–one shrinks the payload, the other prevents scheduling delays. The actual combined impact is an experimental target for the Cerberus/Chimera testbed.

1.4 The Network Becomes the Fourth Resource

When the KV cache must cross a network to reach the decode GPU, a fourth resource enters: network bandwidth. On enterprise hardware, NVLink provides hundreds of GB/s between GPUs on the same node, and InfiniBand provides 25–50 GB/s between nodes. These are fast enough that many distributed operations remain compute-bound even after accounting for communication.

On the consumer hardware in this thesis (Cerberus with 2x RTX 5090, Chimera with 3x RTX 3090, connected via 10GbE at roughly 1.2 GB/s effective throughput), the network roofline drops by two orders of magnitude compared to InfiniBand. Operations that are compute-bound in a datacenter become communication-bound on this testbed. A KV cache transfer that takes milliseconds on InfiniBand takes seconds on 10GbE. An AllReduce that overlaps with computation on NVLink dominates the step time on PCIe across machines.

No GPU vendor designs their interconnect for this scenario. NVLink is intra-node only. InfiniBand requires enterprise NICs and switches. The network constraint at the consumer price point is a hardware limitation that software must compensate for.

1.5 The Gap This Thesis Fills

Existing RDMA transport libraries (UCX, NIXL, NCCL) treat all traffic equally or classify it by message size alone. UCX's eager/rendezvous threshold splits traffic at a static byte boundary. NCCL optimizes collective operations but provides no mechanism to prioritize one collective over another. Neither system knows that a small AllReduce fragment carrying a decode activation is more latency-critical than a large KV cache block being migrated for prefetch.

The thesis introduces **tensor-aware RDMA traffic management**: a middleware that classifies each transfer by its role in the inference pipeline (via the WFA), determines optimal bandwidth allocation between priority classes (via PMP's bang-bang controller), and routes traffic to physically separated RDMA queue pairs (hot pool for latency-sensitive, cold pool for throughput-oriented). This is a software solution to a hardware limitation, and it produces larger relative gains on consumer interconnects precisely because the network is so constrained that every wasted microsecond of head-of-line blocking is measurable.

2 Theoretical Foundation

2.1 The Scaling Book's Decode Latency Model

Austin et al. [1] derive the central equation connecting KV cache size to decode latency. During decode, the theoretical minimum step time is:

$$T_{\text{step}} = \underbrace{\frac{B \times \text{KV}_{\text{size}}}{W_{\text{HBM}}}}_{\text{attention (always BW-bound)}} + \underbrace{\max\left(\frac{2B \times P}{C_{\text{FLOPs}}}, \frac{P_{\text{bytes}}}{W_{\text{HBM}}}\right)}_{\text{MLP (can be compute-bound)}} \tag{1}$$

The attention term has no compute roofline because decode attention's arithmetic intensity is approximately 1 (one dot product per KV byte loaded from HBM), so it is always memory-bandwidth-bound. The MLP term transitions at $B_{\text{crit}} = C_{\text{FLOPs}}/W_{\text{HBM}}$ [1]. For disaggregated serving, TTFT adds the network transfer:

$$T_{\text{TTFT}} = T_{\text{prefill}} + T_{\text{KV transfer}} + T_{\text{first decode step}} \tag{2}$$

The thesis targets $T_{\text{KV transfer}}$. On a bandwidth-bound 10GbE link, $T_{\text{KV transfer}} = \text{KV}_{\text{bytes}}/W_{\text{net}}$. Every optimization maps to a specific term:

Tool	Term reduced	Mechanism
Triton / Pallas / K-Search	T_{prefill}, $T_{\text{decode step}}$	Better kernel → closer to compute roofline
GQA / MQA [26, 27]	KV_{size} in Eq. 1, 2	Fewer KV heads → smaller cache per layer
LoRC [8]	KV_{size}	SVD on W_K, W_V → lower-dim KV vectors
KVTC [9] / TurboQuant [10]	KV_{bytes}	Quantize + entropy-code the KV tensors
Dual QP pool	$T_{\text{KV transfer}}$	Prevent head-of-line blocking on 10GbE
PMP controller	$T_{\text{KV transfer}}$	Optimal bandwidth allocation across QPs
PTX warp specialization [14]	T_{prefill} overlap	$\max(T_{\text{math}}, T_{\text{comms}})$ not sum
Paged Attention [29]	KV_{bytes}	Transfer only populated pages, not padded
Layer-by-layer xfer [15]	$T_{\text{KV transfer}}$ overlap	Pipeline prefill layers with RDMA writes

Table 1: Each optimization maps to a specific term in the TTFT equation.

2.2 PMP: Bang-Bang QP Allocation

Zhang et al. [2] reinterpret LoRA matrices as control variables on a dynamical system. PMP [3, 4] provides the necessary condition for optimal control.

Definition 1 (RDMA Allocation as Controlled System)**.** *Let* $\mathbf{s}(t) = (q_H(t), q_C(t))$ *be hot/cold queue depths. Control* $u(t) \in [0, 1]$ *sets the hot-path bandwidth fraction:*

$$\dot{q}_H = \lambda_H(t) - u(t) \cdot C \cdot \mu_H, \qquad \dot{q}_C = \lambda_C(t) - (1 - u(t)) \cdot C \cdot \mu_C \tag{3}$$

where λ_H, λ_C *are WFA-classified arrival rates and* C *is 10GbE link capacity.*

Proposition 1 (Bang-Bang QP Allocation)**.** *The Hamiltonian* $\mathcal{H} = p_H \dot{q}_H + p_C \dot{q}_C$ *is linear in* u*, so optimal allocation is bang-bang:* $u^*(t) = 1$ *if* $S > 0$*,* $u^*(t) = 0$ *if* $S < 0$*, where*

$$S = p_H \cdot C \cdot \mu_H - p_C \cdot C \cdot \mu_C$$

is the switching function and p_H, p_C *are the costate (adjoint) variables satisfying* $\dot{p}_i = -\partial\mathcal{H}/\partial q_i$*. In the implementation, we approximate the costates by weighted queue depths:* $p_H \approx \alpha \cdot q_H$*,* $p_C \approx \beta \cdot q_C$*, giving the practical switching function* $S = \alpha \cdot q_H \cdot C \cdot \mu_H - \beta \cdot q_C \cdot C \cdot \mu_C$*.*

2.3 WFA vs. PMP: Complementary Roles

	WFA Classifier	PMP Controller
Question	Which class is this tensor?	How much bandwidth per class?
Output	hot / warm / cold label	$u^*(t) \in \{0, 1\}$
Timescale	Per-tensor (μs)	Per-scheduling-epoch (ms)

3 Implementation Plan

This section describes the architecture of libscuffedrdma, the thesis's C++ RDMA middleware with pybind11 bindings. Austin et al.'s *How to Scale Your Model* [1] serves as the analytical reference throughout: its roofline framework, decode step time equation, and parallelism taxonomy directly inform every design decision below.

3.1 What We Are Building (and Not Building)

We are not recreating NIXL or UCX. We are building a layer that sits between vLLM's `KvConnector` interface and the raw `libibverbs` API, adding tensor-aware traffic classification and priority QP routing that neither NIXL nor UCX provides. The full stack:



Figure 1: Full system architecture. The middleware (red) adds tensor-aware classification and priority QP routing on top of UCX/libibverbs, replacing NixlConnector's transport layer. Everything above `KvConnector` stays stock vLLM.

3.2 Five-Component Architecture with PMP

3.3 The Three API Layers and Where libscuffedrdma Sits

Three layers of RDMA APIs exist, each at a different abstraction level. Understanding which layer libscuffedrdma operates at (and why) is critical to the implementation.

Why bypass UCX's transport selection. UCX [18] is designed to make optimal transport decisions automatically. Its UCP layer examines message size against `UCX_RNDV_THRESH` (default ∼8KB) and routes small messages via the "eager" protocol (inline send, low latency) and large messages via the "rendezvous" protocol (zero-copy RDMA read, high throughput). This is intelligent default behavior, but it creates exactly the head-of-line blocking problem the thesis targets: UCX makes transport decisions based on message size alone, with no knowledge of tensor access patterns, inference phase, or priority. A small eager message can still queue behind a large rendezvous transfer on the same QP because UCX uses a shared QP pool with static partitioning.

libscuffedrdma uses UCX's connection management infrastructure (`rdma_create_id`, `rdma_resolve_addr` via librdmacm, or UCX's own `ucp_ep_create` for initial handshake) but bypasses its data transfer



Figure 2: Five-component architecture with PMP controller. Solid: data flow. Dashed red: control signals. Two feedback loops (not shown for clarity): CQ completions from the verbs layer feed back to the telemetry layer, and costate estimates $\hat{\lambda}_{q_H}$ from the hot QP pool feed back to the PMP controller.

path. For actual tensor transfers, libscuffedrdma calls `ibv_post_send` directly, choosing which QP to post to based on the WFA classification. This is the only way to guarantee that a hot-classified tensor is sent on the hot QP and never queued behind cold traffic.

Mapping `rdma_post_*` to `ibv_*` verbs. The `rdma_post_*` convenience wrappers from librdmacm [31] are thin wrappers around `ibv_post_send`/`ibv_post_recv` that pre-fill work request structures. The mapping:

Note that `rdma_post_ud_send` is for Unreliable Datagram QPs. libscuffedrdma does not use UD (Section 1.2 explains why: MTU fragmentation, no delivery guarantees, poor SoftRoCE performance). All traffic uses RC QPs with the hot/cold split controlling which RC QP receives each work request.

What NixlConnector does that we replace. The NixlConnector in vLLM [11] implements the `KvConnector` interface and delegates data movement to NIXL, which in turn uses UCX as its default transport backend. The call chain is:

`save_kv_layer()` → NIXL `xfer()` → UCX `ucp_am_send_nbx()` → UCT selects transport → `ibv_post_send()`

libscuffedrdma replaces the middle of this chain:

`save_kv_layer()` → libscuffedrdma `transfer()` → WFA classifies → `ibv_post_send()` on selected QP



Figure 3: Three RDMA API layers. NixlConnector calls UCX, which internally selects transports. libscuffedrdma bypasses UCX's transport selection and calls `ibv_*` directly, which is necessary for controlling which QP each transfer uses.

rdma_post_* (convenience)	**ibv_* (raw)**	**libscuffedrdma usage**
`rdma_post_write`	`ibv_post_send` + `IBV_WR_RDMA_WRITE`	Cold QP: bulk KV blocks
`rdma_post_read`	`ibv_post_send` + `IBV_WR_RDMA_READ`	Cold QP: decode pulls KV
`rdma_post_send`	`ibv_post_send` + `IBV_WR_SEND`	Hot QP: metadata, logits
`rdma_post_recv`	`ibv_post_recv`	Both: pre-post recv buffers
`rdma_post_ud_send`	`ibv_post_send` on UD QP	**Not used** (RC only)
`rdma_get_send_comp`	`ibv_poll_cq`	Hot QP: busy-poll
`rdma_get_recv_comp`	`ibv_poll_cq`	Cold QP: event-driven

Table 2: Mapping between the three API layers. libscuffedrdma calls the `ibv_*` column directly, not the `rdma_post_*` wrappers, because the wrappers hide QP selection.

The `KvConnector` interface methods we implement are: `save_kv_layer()` (called per-layer during prefill to store KV projections), `get_num_new_matched_tokens()` (called by the decode scheduler to check if remote KV data has arrived), and `get_finished()` (returns completed transfer request IDs). The handshake metadata exchange, request lifecycle management, and abort handling follow the same patterns as NixlConnector.

How the scaling book's inference tricks change what verbs fire. Each optimization from Austin et al. [1] Section 7 changes the traffic pattern that hits the RDMA layer:

GQA/MQA [26, 27] reduces KV heads, so each `ibv_post_send` for a KV cache block carries fewer bytes. With fewer heads, more per-layer KV blocks fall below the inline data threshold ($\leq$256B), meaning they can be embedded directly in the work request on the hot QP without a separate DMA read from the registered memory region. This is a latency win because inline sends avoid the NIC's DMA engine round-trip.

Paged Attention [29] means KV blocks are non-contiguous in memory. Each page is a separate `ibv_post_send` with its own `ibv_sge` (scatter/gather element) pointing to that page's registered memory offset. Alternatively, multiple pages can be posted as a single work request with a scatter/gather list (`ibv_send_wr.sg_list` with `num_sge` > 1), which reduces per-WR overhead at the cost of requiring all pages to be in the same registered MR.

Quantization (LoRC/KVTC/TurboQuant) reduces bytes per KV element. Lower precision shrinks each KV block, shifting more traffic from the cold QP (large, throughput-oriented) toward the hot QP (small, latency-oriented) as compressed sizes fall below the hot/cold classi-

fication threshold. The exact compression ratios and their effect on classification thresholds are experimental targets.

Layer-by-layer transfer (TransferEngine [15]) means the prefill node posts one `ibv_post_send` per completed layer rather than one large transfer for the entire KV cache. Each post is smaller, fires earlier (as soon as the GPU finishes that layer), and the decode node can start processing arriving layers immediately. From the verbs perspective, this turns one large `RDMA_WRITE` into L smaller `RDMA_WRITE_WITH_IMM` operations (the immediate value encodes the layer index so the receiver knows which layer arrived).

Continuous batching means multiple users' KV transfers share the same QPs. The WFA classifier must now distinguish per-user traffic: User A's layer-5 KV block and User B's logits arrive on the same completion queue. The 32-bit immediate value in `WRITE_WITH_IMM` is partitioned: upper 16 bits for request ID, lower 16 bits for layer index.

3.4 UD vs. RC: Why RC for Both Pools

Unreliable Datagram (`rdma_post_ud_send`) has one advantage: a single QP can send to any remote endpoint without per-peer connection setup. But for LLM inference:

(a) UD messages are limited to the path MTU (typically 4096 bytes). Any KV cache block larger than this requires application-level fragmentation and reassembly, reimplementing reliability in userspace.

(b) UD provides no ordering or delivery guarantees. Lost packets require application-level sequence numbers, ACKs, and retransmission timers.

(c) On SoftRoCE (Chimera's X710 running `rdma_rxe`), UD adds per-packet kernel overhead that dominates at small message sizes because the kernel must handle each datagram independently rather than amortizing connection state across a stream.

RC provides reliable, ordered delivery with hardware-managed retransmission. The cost (one QP per peer per priority class) is trivial: for Cerberus $\leftrightarrow$ Chimera, that is 2–4 hot QPs and 4–8 cold QPs total, well within any NIC's QP limits. Both the hot and cold pools use RC; they differ in QP configuration (SQ depth, inline threshold, CQ polling strategy), not transport type.

RDMA security and memory protection. RDMA's one-sided operations (`RDMA_WRITE`, `RDMA_READ`) bypass the remote CPU entirely, which means the remote OS cannot interpose on access. Rothenberger et al. [32] demonstrated that RDMA's memory protection (rkeys) is weaker than assumed: rkeys can be brute-forced or leaked, allowing unauthorized remote memory access. For the thesis testbed (two trusted machines on an isolated network), this is not a security concern. For production deployment, libscuffedrdma should rotate rkeys periodically and restrict QP access via the `ibv_access_flags` bitmask (`IBV_ACCESS_REMOTE_WRITE` only on the cold QP's MR, no `IBV_ACCESS_REMOTE_READ` unless decode-node pull is needed).

	Hot Pool (latency)	**Cold Pool (throughput)**
SQ depth	32–64 entries	256–512 entries
Inline data	Enabled ($\leq$256B in WR)	Disabled (DMA from MR)
CQ polling	Busy-poll, dedicated core	Event-driven (`ibv_req_notify_cq`)
Signaling	Every WR	Every Nth WR
Traffic	KV metadata, heartbeats, all-reduce	Bulk KV blocks, weights, gradients

Table 3: Hot vs. cold RC QP pool configuration. Both pools use RC transport; they differ in tuning.

4 Deployment Configurations: Where RDMA Enters the Data Path

The following configurations cover the realistic deployment scenarios for distributed LLM inference. In each case we trace four data structures through the system: **model weights** (static, loaded once), **activations** (ephemeral, per-forward-pass), **KV cache** (grows per-token, persists per-request), and **control signals** (metadata, scheduling, consensus). The parallelism strategies below follow directly from Austin et al. [1] Sections 5 and 7.

4.1 Configuration A: One User, One Model, Multiple GPUs on One Machine

This is **tensor parallelism** (TP). Each layer's weight matrices are sharded across GPUs. Every GPU holds a slice of every layer. A single user's request flows through all GPUs at every layer.



Figure 4: **Config A:** Tensor parallelism, single machine. AllReduce happens over NVLink (intra-node) or PCIe. On consumer hardware without NVLink, PCIe AllReduce is the bottleneck.

Data flow per decode step. Each GPU computes its shard of $W_Q x$, $W_K x$, $W_V x$. The KV projections are appended to that GPU's KV cache shard (sharded by heads via GQA). Attention is computed locally per head group. The attention output projection W_O produces a partial result that must be **AllReduced** across all GPUs to produce the full activation for the next layer. The MLP similarly requires an AllReduce after W_{out}. This happens at *every layer*, making inter-GPU communication frequency very high.

Where RDMA helps. On a single machine with NVLink, this AllReduce is fast. On consumer hardware (PCIe only, or across machines via 10GbE), the per-layer AllReduce becomes the dominant latency. The AllReduce messages are small (activation size $= B \times D \times 2$ bytes, typically a few KB to a few hundred KB) but extremely latency-sensitive because every GPU is blocked waiting. This is textbook **hot QP** traffic: small, frequent, latency-critical. The cold QP is unused in this configuration.

vLLM's all-reduce stack: NCCL, custom, and FlashInfer. vLLM does not always use NCCL for tensor-parallel AllReduce. It has three paths, selected at runtime based on hardware topology:

Custom AllReduce (`vllm/distributed/device_communicators/custom_all_reduce.py`) uses GPU IPC (inter-process communication) shared memory for intra-node all-reduce, bypassing NCCL

entirely. It checks P2P GPU accessibility via `torch.cuda.can_device_access_peer()`, allocates a shared buffer (default 8MB), and performs the reduction directly in GPU memory. This only works for GPUs on the same machine with P2P access (NVLink or same-PCIe-switch).

FlashInfer fused AllReduce+RMSNorm [33] (`flashinfer.comm.vllm_all_reduce`) goes further by fusing the AllReduce with the subsequent RMSNorm and optional FP8/FP4 quantization into a single GPU kernel. This eliminates a kernel launch boundary and an HBM round-trip between the AllReduce output and the norm input. vLLM's compilation pass `allreduce_rms_fusion.py` pattern-matches the compute graph and replaces separate AllReduce + RMSNorm nodes with the fused FlashInfer call.

NCCL is the fallback for inter-node communication where GPU IPC is not available. On the Cerberus/Chimera testbed, GPUs are on different machines, so P2P access fails, the custom AllReduce is unavailable, and all tensor-parallel AllReduce traffic falls through to NCCL, which then uses the network. This is where libscuffedrdma enters: NCCL's AllReduce over 10GbE is the bottleneck, and replacing NCCL's default transport with priority-aware RDMA QPs would ensure AllReduce fragments (hot, latency-critical) are never queued behind bulk KV transfers (cold, throughput-oriented) on the same network path.

4.2 Configuration B: Multiple Users, One Model, Multiple GPUs on One Machine

Same tensor parallelism as Config A, but with **continuous batching**: multiple user requests are batched together. Each GPU still holds a shard of every layer, but now processes $B > 1$ sequences simultaneously.

KV cache impact. Each user has their own KV cache. With B concurrent users and L layers, total KV cache per GPU is $B \times L \times 2 \times H \times K/N$ (where N is TP degree). The scaling book [1] shows that once KV cache memory exceeds parameter memory, throughput gains from increasing batch size plateau because attention is always bandwidth-bound and KV loading scales linearly with B.

Where RDMA helps. Same as Config A (per-layer AllReduce on the hot QP), but the activation payloads are larger (proportional to B). If B exceeds B_{crit}, the MLP becomes compute-bound and the AllReduce can be overlapped with computation. On consumer 10GbE, reaching B_{crit} is unlikely (would require hundreds of concurrent requests on a two-node cluster), so AllReduce remains the bottleneck.

4.3 Configuration C: Disaggregated Prefill/Decode Across Machines

This is the primary target of the thesis. Prefill and decode run on **separate machines**. The prefill node processes the full prompt and generates the KV cache. The KV cache is then transferred over the network to the decode node, which generates tokens autoregressively.

Data flow. The prefill node holds a complete copy of model weights. It processes the full prompt in one forward pass (compute-bound, high arithmetic intensity). It generates the KV cache for all layers and the logits for the last token. Both are transferred to the decode node via RDMA. The decode node also holds a complete copy of model weights. It receives the KV cache, appends one token's KV per step, and generates tokens autoregressively (memory-bandwidth-bound).



Figure 5: **Config C:** Disaggregated prefill/decode. The thick red arrow is the critical-path RDMA transfer that determines TTFT. The dashed blue arrow carries latency-sensitive metadata on the hot QP.

What crosses the network. The KV cache is the dominant transfer. For a model with L layers, K KV heads, head dimension H, and sequence length S:

$$\text{KV transfer size} = 2 \times \text{bytes} \times H \times K \times L \times S$$

The logits and request metadata are small (a few KB). On 10GbE, the KV transfer is the TTFT bottleneck.

Dual QP mapping. **Hot QP:** logits, request metadata, scheduling signals, Raft heartbeats (if running consensus for multi-node coordination). These are small and latency-critical: the decode node cannot begin until it has the logits. **Cold QP:** bulk KV cache blocks. These are large but can be pipelined layer-by-layer (TransferEngine pattern [15]). Using `IBV_WR_RDMA_WRITE` for zero-copy one-sided transfer from prefill GPU memory to decode GPU memory (via GPUDirect RDMA on the V100's MCX456A, or staged through host memory on Cerberus/Chimera with SoftRoCE).

Compression reduces the cold QP load. LoRC [8] reduces H (lower-dimensional KV vectors). KVTC [9] applies entropy coding on the KV tensors. TurboQuant [10] reduces bytes-per-element. Each shrinks the cold QP payload, but the hot QP traffic (metadata, logits) is unaffected since it is already small.

4.4 Configuration D: Multiple Users, One Model, Multiple Machines

This combines Configs B and C: disaggregated prefill/decode with continuous batching across multiple users.

The multiplexing problem. Multiple users' KV transfers share the same 10GbE link. Without traffic separation, User A's large KV transfer can block User B's small metadata transfer, causing head-of-line blocking. This is the exact scenario the dual QP pool solves: each user's KV blocks go on the cold QP, while metadata and scheduling go on the hot QP. The PMP bang-bang controller dynamically allocates link bandwidth between the two pools based on queue depth.



Figure 6: **Config D:** Multi-user disaggregated serving. The router directs requests to prefill nodes based on prefix cache locality (llm-d pattern [17]). KV transfers (red) are independent per-user and can be multiplexed on the same link.

Prefix caching adds a new traffic pattern. If User B's prompt shares a prefix with a previous request, the decode node may already hold the relevant KV cache blocks. The router detects this (llm-d's prefix-cache-aware scheduling [17]) and skips the KV transfer for cached blocks. The WFA classifier sees this as a change in access pattern: previously-hot tensor IDs become cold (no longer transferred), while new tensor IDs appear. The WFA must adapt its classification thresholds dynamically.

4.5 Configuration E: Multiple Models, Multiple Machines

This covers MoE (Mixture-of-Experts) models and multi-model serving (e.g., a coding model and a chat model sharing infrastructure).

MoE routing creates bursty, unpredictable traffic. In MoE models like DeepSeek-V3, each token is routed to a subset of experts. If experts are distributed across machines (expert parallelism), the routing decision at each layer triggers an All-to-All communication: each GPU sends tokens to the GPUs hosting the selected experts, and receives processed tokens back. The number of tokens per expert is data-dependent and discovered at runtime, creating a bimodal traffic pattern: popular experts receive many tokens (large transfers), rare experts receive few (small transfers).

Dual QP mapping for MoE. **Hot QP:** routing decisions (which tokens go to which expert), barrier synchronization between All-to-All phases, and the processed-token returns from rare experts (small, latency-sensitive because subsequent layers are blocked). **Cold QP:** bulk token transfers to popular experts (large, can tolerate batching). The WFA classifier distinguishes these based on per-expert access frequency: frequently-activated experts produce cold-path traffic (predictable, large batches), rarely-activated experts produce hot-path traffic (unpredictable, small, latency-critical).

Multi-model serving. When multiple models share the same GPU cluster (e.g., a small fast model for routing and a large model for generation), weight loading and KV cache management become concurrent. The cold QP handles weight prefetching for model switching, while the hot QP handles the active model's inference traffic. vLLM's elastic expert parallelism (PR #34861 [21]) creates exactly this pattern during dynamic GPU scaling.

4.6 Summary: QP and Verbs Mapping by Configuration

Config	Hot QP traffic	Cold QP traffic	Primary verb
A: TP, 1 user, 1 machine	AllReduce fragments	(none)	`WRITE_WITH_IMM`
B: TP, N users, 1 machine	AllReduce fragments	(none)	`WRITE_WITH_IMM`
C: Disagg P/D, 1 user	Logits, metadata	KV cache blocks	`WRITE` (cold)
D: Disagg P/D, N users	Metadata, scheduling	Multiplexed KV	`WRITE` (cold)
E: MoE / multi-model	Rare expert tokens	Popular expert tokens	`WRITE_WITH_IMM`

Table 4: QP and verbs mapping by deployment configuration. Config C is the thesis's primary target; Configs D and E are stretch goals.

What to optimize first. Config C (disaggregated prefill/decode, single user) is the simplest configuration that exercises the full dual QP architecture. It has a clear hot/cold separation (metadata vs. KV blocks), a measurable TTFT metric, and maps directly onto the Cerberus/Chimera testbed. Once Config C works, extending to Config D (multiple users) adds the multiplexing problem that makes the PMP controller's bang-bang allocation necessary. Config E (MoE) is the most complex but produces the richest WFA training data due to the bimodal expert access pattern.

5 UCX Issue Landscape and libscuffedrdma's Position

UCX is the dominant open-source RDMA transport framework, used by NCCL, UCC, MPI implementations, and distributed ML frameworks including PyTorch and Dask. An analysis of the UCX issue tracker (`https://github.com/openucx/ucx/issues`) reveals recurring classes of problems that stem from architectural decisions libscuffedrdma is explicitly designed to avoid. This section maps those issues to the thesis contributions.

5.1 Protocol Transition Cliffs: The Core Problem

UCX's UCP layer routes messages based on a single scalar: message size. Messages below `UCX_RNDV_THRESH` (default ∼8 KB) take the eager path (inline send, low latency); messages above take the rendezvous path (zero-copy RDMA read, high throughput). This creates performance discontinuities at the threshold boundary that are well-documented in the issue tracker:

- **Issue #10552**: On Grace Hopper systems, 65 536-byte messages exhibit **50× worse latency** than 131 072-byte messages in OSU alltoall benchmarks. The cliff occurs precisely at the eager-to-rendezvous transition, where the sender must negotiate a rendezvous handshake, register memory, and wait for the receiver to initiate an RDMA read–all adding round-trips that the eager path avoids.

- **Issue #10486**: Java/JUCX applications observe severe performance degradation for messages above 32 KB when UCX switches from RDMA SEND (eager) to RDMA READ (rendezvous). The user reports that "the performance drops off a cliff."
- **Issue #10532**: Active Message and tag latency degrade sharply after ∼30 000 bytes, at the boundary between eager and zcopy or rendezvous thresholds.
- **Issue #11091**: Upgrading from UCX 1.18.1 to 1.19.1 causes significant regressions due to changes in rendezvous performance difference calculations (PR #10401), demonstrating that the RNDV heuristic is fragile and version-sensitive.
- **Issue #4430**: `ucp_tag_send_nbr()` hardcodes a rendezvous threshold instead of using the dynamically calculated one, so even UCX's own internal APIs do not consistently apply the threshold logic.

Why libscuffedrdma avoids this. libscuffedrdma does not use message size to select a protocol. The WFA classifier examines tensor metadata–access frequency, inference phase (prefill vs. decode), layer index, and variance of inter-arrival times–to assign a priority class (hot, warm, or cold). The PMP controller then determines QP allocation. A 64 KB KV cache block for a decode step and a 64 KB prefetch block for speculative prefill are the same size but have fundamentally different latency requirements; UCX treats them identically, libscuffedrdma does not.

5.2 Head-of-Line Blocking in Shared QP Pools

UCX uses a shared pool of RC queue pairs with static partitioning. A small eager message can queue behind a large rendezvous transfer on the same QP because the QP selection has no knowledge of message priority. Several issues trace directly to this design:

- **Issue #11004**: All RoCE QPs across different processes use the **same UDP source port**, causing bond/LAG layer3+4 hashing to route all RDMA traffic through a single physical link. This is a consequence of QPs being allocated from a shared pool without per-flow differentiation. libscuffedrdma's per-classification QP pools (hot pool: 2–4 QPs, cold pool: 4–8 QPs) naturally produce different 5-tuple flow hashes, distributing traffic across bond members without requiring changes to the switch or bond configuration.
- **Issue #11034**: Eight UCP workers sharing a `ucp_context` contend on a `pthread_spin_lock` even when each operates in `THREAD_MODE_SINGLE`, preventing linear scaling. The contention arises because all workers share the same QP and CQ resources. libscuffedrdma's dedicated QPs per traffic class eliminate this shared-resource bottleneck.
- **Issue #1319**: A long-standing feature request for on-demand QP creation (deferring UCT endpoint/QP allocation until first message rather than at `ucp_ep_create` time). libscuffedrdma already implements this pattern: QPs are created per classification when the first tensor of that class is submitted, not at connection establishment.

The fundamental issue. UCX's QP pool is a shared resource managed by size-based heuristics. libscuffedrdma treats QPs as *class-dedicated resources* managed by a control-theoretic policy (PMP). A hot-classified tensor is *guaranteed* to be posted on the hot QP pool and never queued behind cold traffic, because the `ibv_post_send` call targets a specific QP selected by the WFA+PMP pipeline, not by UCX's internal dispatcher.

5.3 Transport Selection Opacity

UCX's transport selection algorithm is a black box that users cannot easily reason about or override:

- **Issue #10652**: UCX selects `mlx5`/IB transport for intra-node communication instead of the expected XPMEM or CMA single-copy mechanisms, resulting in worse latency. The user has no mechanism to force the correct transport.
- **Issue #6511**: RC transport is prioritized over `dc_x` (dynamically connected) even when DC is available and would be more appropriate. Users cannot control preference order.
- **Issue #9364**: "What is the logic of choosing the correct transport at runtime?"–users find UCX's transport selection algorithm opaque and undocumented.
- **Issue #9560**: No fine-grained per-path transport pinning in multi-node environments. UCX selects different configurations depending on communication patterns, and users lack the ability to pin specific transports per data path.
- **Issue #10608**: No API to query which transport was actually used for a given transfer. Users cannot observe the transport decision after it is made.
- **Issue #11282**: On 8×H200 with NVLink, GPU pair latency varies dramatically because UCX selects `mlx5` transport for some intra-node pairs instead of NVLink, causing inconsistent alltoallv performance.

libscuffedrdma's transparency. libscuffedrdma makes exactly one transport decision: all inter-node tensor data flows through `ibv_post_send` on a specific QP selected by the WFA classifier. The mapping from tensor metadata to QP is deterministic given the WFA state and PMP control signal $u^*(t)$. There is no opaque scoring function, no multi-transport negotiation, and no version-sensitive heuristic. UCX's connection management infrastructure (`rdma_create_id`, `rdma_resolve_addr`, or `ucp_ep_create`) is used only for the initial handshake; the data path is fully controlled by the thesis middleware.

5.4 Multi-Rail Failures

UCX's multi-rail support–intended to aggregate bandwidth across multiple NICs–consistently fails to deliver expected gains and sometimes degrades performance:

- **Issue #9520**: Two ConnectX-6 200 Gbps NICs with multi-rail enabled show **no bandwidth improvement** over a single NIC.
- **Issue #10249**: Configuring two NICs in GDR mode results in dramatically worse performance than a single NIC, suggesting path interference.
- **Issue #10669**: On quad-socket systems with per-socket NICs, UCX uses remote-socket NICs, adding cross-NUMA latency that degrades rather than improves performance.
- **Issue #10420**: Multi-rail with two bond devices causes `ucx_perftest` to hang entirely.
- **Issue #11284**: The hardcoded `UCP_MAX_LANES=64` limit prevents configurations with 8 GPUs and 9 NICs from utilizing all available bandwidth lanes.

Relevance to the thesis. On the Cerberus/Chimera testbed (single 10 GbE NIC per machine), multi-rail is not directly applicable. However, the architectural principle is relevant: libscuffedrdma's direct `ibv_post_send` with NUMA-aware QP placement avoids the lane-selection logic that causes these failures. If the testbed were extended with a second NIC, hot QPs would be pinned to the NUMA-local NIC and cold QPs to the secondary, with no reliance on UCX's lane scoring.

5.5 Rendezvous Protocol Bugs and Optimizations

The rendezvous protocol–which libscuffedrdma bypasses for tensor data–has several open issues that further motivate the bypass:

- **Issue #6721**: The first Active Message between an endpoint pair is **always received as eager** regardless of `UCX_RNDV_THRESH`, because endpoint wireup has not completed. Subsequent messages use rendezvous correctly. This creates a first-message anomaly that affects latency profiling and warmup behavior.
- **Issue #10568**: Setting `UCX_MAX_RNDV_RAILS=1` causes segfaults and hangs on multi-NIC GPU systems, indicating fragility in RNDV rail selection.
- **Issue #3542**: Rendezvous causes $\sim$3$\times$ the wakeup overhead compared to eager (3 wakeup notifications vs. 1), impacting event-driven progress engines used by ucxpy/Dask.
- **Issues #1298, #1299, #1300**: Missing optimizations for `get_bcopy`, `put_bcopy`, and receiver-side buffer registration in the rendezvous path. These have been open since 2017, indicating the rendezvous implementation has accumulated technical debt.

Why bypassing RNDV is justified. libscuffedrdma uses UCX's connection management but bypasses the rendezvous data path entirely. For tensor transfers, the middleware calls `ibv_post_send` directly with pre-registered memory regions (`ibv_reg_mr` at allocation time, amortized). This eliminates the rendezvous handshake (RTS/CTS round-trip), avoids the RNDV rail selection bugs, and removes the 3$\times$ wakeup overhead. The trade-off is that libscuffedrdma must manage memory registration itself, but for LLM inference the tensor buffers are long-lived and registration cost is amortized over thousands of transfers.

5.6 Memory Registration Overhead

- **Issue #10719**: `ucp_mem_map` registers memory at only 6–13 GB/s, meaning an 80 GB GPU memory region takes $\sim$13 seconds to register. For LLM serving with large KV caches, this is a significant startup cost.
- **Issue #7989**: `ucp_mem_map` returns success even if the NIC memory domain fails to register CUDA memory, silently falling back to software emulation paths.
- **Issue #6264**: `ibv_reg_mr` fails with "Cannot allocate memory" during long-running simulations due to resource exhaustion.

libscuffedrdma's approach. The middleware pre-registers KV cache buffers at allocation time using `ibv_reg_mr` directly, with explicit error checking (no silent fallback). Because vLLM's PagedAttention [29] allocates KV cache blocks from a fixed pool, the registration set is known at startup and does not grow unboundedly. Registration cost is paid once, not per-transfer.

5.7 GPU and ML Workload Friction

Several issues document friction between UCX and ML workloads specifically:

- **Issue #10936**: 8×H20 GPUs with 400 GB/s theoretical NVLink bandwidth achieve only ∼80 GB/s (one-fourth of peak) in UCX performance tests.
- **Issue #9908**: Multi-node distributed training fails with any `UCX_TLS` other than `rc`, and changing `UCX_NET_DEVICES` from "all" causes failures.
- **Issue #11006**: PyTorch's distributed training creates multiple threads, but UCX's TCP transport is not thread-safe, raising correctness concerns.
- **Issue #8572**: CUDA-enabled UCX adds significant startup overhead to MPI initialization, even when CUDA is not used for the current run.
- **Issue #7880**: TCP transport is 25–75% slower when CUDA support is compiled in, due to memory type detection overhead on every buffer, even for host-memory transfers.

These issues collectively demonstrate that UCX was designed as a general-purpose communication framework and retrofitted for GPU/ML workloads, rather than designed around them. libscuffedrdma is purpose-built for tensor transport: it knows about KV cache blocks, attention layers, and inference phases because the WFA encodes this domain knowledge directly.

5.8 Congestion Control and QoS Gaps

- **Issue #11252**: Enhanced Connection Establishment (ECE) defaults do not activate ZTR-RTT hardware congestion control on mlx5 even when the hardware supports it.
- **Issue #10325**: DSCP/traffic class settings via `UCX_IB_TRAFFIC_CLASS` only apply to the local direction; the remote side sends with TC=0, breaking QoS-based routing in the fabric.

Relevance. Because libscuffedrdma calls `ibv_post_send` directly, it can set ECE bits and traffic class per QP at creation time (`ibv_modify_qp` with `IBV_QP_QKEY` and traffic class attributes). Hot QPs can be assigned a higher traffic class than cold QPs, enabling hardware-level prioritization in switches that support DSCP-based scheduling. UCX's asymmetric TC application (Issue #10325) does not affect libscuffedrdma because both endpoints are under the middleware's control.

5.9 Summary: Where libscuffedrdma Intersects UCX's Limitations

Table 5 maps the thesis contributions to the UCX issues they address.

Contribution framing. The UCX issue tracker provides empirical evidence that the problems libscuffedrdma targets are not theoretical: they cause measurable performance regressions, hangs, and incorrect behavior in production deployments. The thesis does not claim to fix UCX; it claims that for the specific workload of distributed LLM inference on consumer hardware, bypassing UCX's data path and replacing it with tensor-aware, control-theoretic QP management addresses architectural limitations that UCX's existing configuration knobs cannot.

Thesis Component	UCX Issues	Mechanism
WFA classifier (tensor-aware routing)	#10552, #10486, #10532, #4430, #11091	Replaces size-only threshold with multi-dimensional tensor metadata classification
Hot/cold QP separation	#11004, #11034, #1319	Dedicated QPs per traffic class eliminate head-of-line blocking and shared-resource contention
Direct `ibv_post_send` bypass	#6721, #10568, #3542, #1298–#1300	Avoids rendezvous handshake, rail selection bugs, and wakeup overhead
Pre-registration of KV cache buffers	#10719, #7989, #6264	Amortized `ibv_reg_mr` at allocation time with explicit error handling
PMP bang-bang controller	#9520, #10669	Control-theoretic QP allocation replaces static lane scoring
Per-QP traffic class and ECE	#11252, #10325	Symmetric TC and congestion control configuration via direct `ibv_modify_qp`

Table 5: Mapping of libscuffedrdma components to UCX issues they address.

6 KV Cache Compression Pipeline and TurboQuant

6.1 Three Compression Stages on Orthogonal Axes

LoRC [8] applies SVD to W_K, W_V, producing lower-dimensional KV vectors at every forward pass without retraining. The progressive strategy retains more singular values in shallow layers (sensitive to truncation) and compresses deep layers aggressively. Zhang et al. report significant compression with negligible quality degradation across LLaMA-8B through 70B [8]. The degree to which this translates to TTFT improvement on our testbed is an open experimental question.

LoRC, KVTC [9], and TurboQuant [10] target orthogonal representation axes and compose as a pipeline. The pipeline for a KV vector $k \in \mathbb{R}^d$ is:

$$k \xrightarrow{\text{LoRC (dim)}} k' \in \mathbb{R}^{d'} \xrightarrow{\text{KVTC (redundancy)}} \tilde{k} \in \mathbb{R}^{d'} \xrightarrow{\text{TurboQuant (precision)}} \hat{k} \in \{0, \ldots, 2^b - 1\}^{d'}$$

LoRC reduces $d \to d'$ via SVD on the weight matrices. KVTC applies PCA decorrelation and entropy coding on the generated vectors. TurboQuant reduces the bits-per-element from 16 to as low as 3 while preserving inner product accuracy. Because each stage operates on a different axis of the representation, their effects should compound when combined.

6.2 TurboQuant: Algorithm and Math

TurboQuant [10] (Zandieh, Mirrokni et al., Google Research, ICLR 2026) is a two-stage data-oblivious quantization algorithm. Unlike traditional quantization methods that store per-block normalization constants (adding 1–2 bits of overhead that can negate compression gains), TurboQuant eliminates this overhead entirely through its mathematical structure.

Stage 1: PolarQuant (primary compression). Given a d-dimensional key vector k, PolarQuant first applies a random orthogonal rotation $\Pi \in \mathbb{R}^{d \times d}$ (generated once via QR decomposition

of a random Gaussian matrix and reused for all vectors):

$$y = \Pi k$$

After rotation, each coordinate of y follows a concentrated distribution. Specifically, for a unit vector on the d-sphere, the marginal distribution of each coordinate is:

$$f_X(x) = \frac{\Gamma(d/2)}{\sqrt{\pi}\,\Gamma\left(\frac{d-1}{2}\right)}(1-x^2)^{(d-3)/2}, \quad x \in [-1, 1]$$

which concentrates sharply around zero as d grows. PolarQuant pairs coordinates and converts them to polar form (radius + angle). Because the angular distribution is predictable and concentrated, a Lloyd-Max quantizer can be pre-computed offline for the known distribution, eliminating the need to store per-block normalization constants. The quantized representation is:

$$\hat{y} = Q_b(y) \quad \text{where } Q_b \text{ is a } b\text{-bit Lloyd-Max quantizer for the Beta distribution}$$

The MSE reconstruction is $k_{\text{mse}} = \Pi^T \hat{y}$.

Stage 2: QJL (1-bit residual correction). The quantization residual $r = k - k_{\text{mse}}$ introduces bias in inner product estimates. TurboQuant corrects this using the Quantized Johnson-Lindenstrauss (QJL) transform. Given a random Gaussian matrix $S \in \mathbb{R}^{m \times d}$:

$$z = \text{sign}(S \cdot r) \in \{-1, +1\}^m$$

Each residual element is reduced to a single sign bit. The key mathematical property: for any query q, the inner product estimate

$$\langle q, k \rangle \approx \langle q, k_{\text{mse}} \rangle + \frac{\|r\|}{m} \langle Sq, z \rangle$$

is *provably unbiased* with variance $O(1/d)$ where d is the head dimension (typically 128). This means that while individual vector reconstruction has significant error, the attention scores (which are inner products) remain statistically identical to the unquantized version.

The critical subtlety for RDMA. TurboQuant does *not* produce vectors that can be individually decompressed and used normally. The per-vector reconstruction error is significant. What TurboQuant preserves is inner product accuracy, which is exactly what attention requires. This has a direct implication for the disaggregated serving architecture: the decode node cannot simply decompress TurboQuant'd KV vectors and feed them to a standard attention kernel. It must use an asymmetric attention computation that operates directly on the quantized representation. This means the RDMA transfer carries the compact quantized codes, and the decode node's attention kernel must be modified to compute scores from those codes.

6.3 How TurboQuant Complements the Thesis Architecture

TurboQuant and libscuffedrdma operate at entirely different layers and complement each other without interference:

TurboQuant reduces what crosses the link. TurboQuant compresses each KV vector from 16 bits per element to 3–4 bits per element. For a KV cache being transferred from prefill to decode over the cold QP, this directly reduces $\mathrm{KV}_{\mathrm{bytes}}$ in the TTFT equation. The compression happens on the prefill node's GPU before the RDMA write is posted, and decompression (or rather, asymmetric score computation) happens on the decode node's GPU after the RDMA read completes. The RDMA layer itself is agnostic to whether it is transferring quantized or unquantized data: it moves bytes.

libscuffedrdma manages how it crosses the link. The dual QP pool, WFA classifier, and PMP controller are transport-level optimizations. They determine which queue pair carries each transfer, when to allocate bandwidth to each priority class, and how to avoid head-of-line blocking. These decisions are independent of the data's compression state. A 3-bit TurboQuant'd KV block and a 16-bit uncompressed KV block are both just byte buffers to the RDMA layer. The WFA classifies based on access pattern (frequency, size, recency), not data content.

The interaction is multiplicative in the TTFT equation. TurboQuant reduces $\mathrm{KV}_{\mathrm{bytes}}$ (numerator). The dual QP pool reduces $T_{\text{KV transfer}}$ by eliminating queuing delay (preventing small hot transfers from waiting behind large cold ones). These are independent reductions that apply to different terms:

$$T_{\text{KV transfer}} = \underbrace{\frac{\mathrm{KV}_{\mathrm{bytes}}}{W_{\mathrm{net}}}}_{\text{TurboQuant reduces this}} + \underbrace{T_{\text{queuing delay}}}_{\text{dual QP eliminates this}}$$

Combining both: smaller data (TurboQuant) on a better-managed link (libscuffedrdma). The actual magnitude of the combined effect is an experimental target for the Cerberus/Chimera testbed.

TurboQuant also affects the WFA's classification thresholds. With TurboQuant applied, KV cache blocks are smaller. This shifts the size distribution that the WFA observes: what was previously a "large" transfer (cold path) may now fall below the hot/cold threshold after compression. The WFA must be trained on compressed traffic patterns, not uncompressed ones, to produce useful classifications. This means the WFA training data (from K-Search kernel traces) should include the TurboQuant compression step in the pipeline.

KVTC vs. TurboQuant: competition at ICLR 2026. Both debut at ICLR 2026. NVIDIA's KVTC achieves higher compression ratios but requires per-model calibration (computing PCA bases per layer). TurboQuant is data-oblivious (the random rotation and Lloyd-Max quantizer are model-independent) but achieves lower compression ratios. For the thesis, either or both can be used: they operate at different stages of the pipeline (KVTC after LoRC's dimension reduction, TurboQuant on the final representation). The thesis's contribution is orthogonal to both since it operates at the transport layer.

7 Production Systems Context

NVIDIA Dynamo/NIXL [11]: NIXL selects backends automatically but lacks adaptive QP management. libscuffedrdma fills this gap.

llm-d v0.5 [17]: UCCL's software transport with fine-grained flow splitting provides greater congestion resilience than UCX [18] by avoiding hardware PFC. Their prefix-cache-aware scheduling reduces TTFT by routing to nodes holding the relevant KV cache.

TransferEngine [15]: Bridges common NICs to expose a uniform interface for point-to-point RDMA in LLM systems, implementing one-sided WriteImm operations across multiple NICs per GPU. libscuffedrdma extends this with tensor-aware classification for QP selection.

Consensus protocols [25]: Raft heartbeats are a textbook hot-path case. On a single 10GbE NIC, a heartbeat blocked behind a large KV transfer triggers spurious leader elections.

Consumer network roofline [1]: On 10GbE ($\sim$1.2 GB/s), operations that are compute-bound in datacenters (all-reduce, KV transfer) become communication-bound. Intelligent software RDMA management produces larger relative gains on consumer hardware than on enterprise hardware where raw bandwidth masks inefficiencies. This is the core thesis argument.

8 Benchmark Results

The following results were collected on Chimera (3$\times$ RTX 3090, Aquantia AQC107 10GbE, SoftRoCE/rxe0, Ubuntu 24.04, CUDA 12.4, Python 3.12, pyverbs 50.0). All measurements use real RDMA Write operations over the rxe kernel driver.

8.1 Dual QP Pool: Head-of-Line Blocking

Table 6: Small-transfer latency under mixed 256B + 1MB workload (1000 iterations, SoftRoCE loopback).

Scenario	p50 (μs)	p95 (μs)	p99 (μs)
Single QP (baseline)	13.6	15.5	19.7
Dual QP (WFA classifier)	14.4	17.1	21.4
Dual QP + PMP controller	14.7	17.7	23.8

With synchronous single-threaded SoftRoCE, each operation completes before the next is posted, so head-of-line blocking does not manifest. The dual QP overhead is $\sim$1–4μs from additional QP management and GlobalRoute construction. Under concurrent or hardware-offloaded completion (ConnectX NICs), the hot-path isolation becomes load-bearing: the cold QP's 1MB writes ($\sim$2767μs p50) cannot stall the hot QP's 256B writes ($\sim$14μs p50) because they occupy separate completion queues.

8.2 Latency Across Message Sizes

The latency curve is smooth and monotonic across all message sizes. There is no cliff at the 8KB, 30KB, 32KB, or 64KB boundaries where UCX switches between eager, zcopy, and rendezvous protocols (issues #10552, #10486, #10532). The WFA classifier transitions from hot to cold pool at 512KB, matching the configured threshold of 256KB after accounting for access-frequency promotion.

Table 7: libscuffedrdma latency vs. message size (50 iterations per size, SoftRoCE loopback). Sizes marked † correspond to UCX eager/RNDV protocol transition boundaries.

Size (B)	p50 (μs)	p95 (μs)	p99 (μs)	Pool
64	12.6	19.4	48.1	hot
256	12.9	14.5	24.6	hot
1024	12.8	14.3	24.8	hot
3000†	18.7	22.3	30.8	hot
8192†	32.7	38.1	44.5	hot
32768†	98.4	109.4	112.8	hot
65536†	183.8	207.1	278.2	hot
262144	704.9	731.5	742.3	hot
524288	1414.5	1440.7	1459.1	cold
1048576	2822.6	2870.5	3104.0	cold

Table 8: Chimera infrastructure state (March 2026).

Component	Status
RDMA device	rxe0 ACTIVE on enp69s0 (10Gbps, MTU 9000)
GPUs	3× NVIDIA GeForce RTX 3090
CUDA	12.4.131
UCX	1.16.0 (verbs, mlx5-dv, RC, DC, UD)
nvidia-peermem	Available (v550.144.03), not loaded
NIC	Aquantia AQC107 10GbE
Python / pyverbs	3.12.3 / 50.0

8.3 Infrastructure Validation

9 Next Steps

1. Follow the Scaling Book [1] Sections 7–8 (Inference, Serving LLaMA) and Section 12 (GPUs) as the analytical reference for all roofline calculations on Cerberus/Chimera.
2. Establish working disaggregated serving with libscuffedrdma on SoftRoCE: baseline RDMA transport, dual QP separation, then vLLM connector integration.
3. Advisor alignment: PMP formalization → Dr. Danesh; WFA decidability → Dr. Suchy.

References

[1] J. Austin et al., "How to scale your model," Google DeepMind, 2025. `https://jax-ml.github.io/scaling-book/`

[2] C. Zhang, J. Cheng, and Q. Li, "An optimal control view of LoRA and binary controller design for vision transformers," *Proc. ICML*, 2024. arXiv:2406.06958.

[3] L. S. Pontryagin, *Mathematical Theory of Optimal Processes*. Routledge, 2018.

[4] R. Bellman, I. Glicksberg, and O. Gross, "On the 'bang-bang' control problem," *Q. Appl. Math.*, vol. 14, no. 1, pp. 11–18, 1956.

[5] D. Liberzon, *Calculus of Variations and Optimal Control Theory*. Princeton Univ. Press, 2011.

[6] E. J. Hu et al., "LoRA: Low-rank adaptation of large language models," arXiv:2106.09685, 2021.

[7] S. Cao and I. Stoica, "K-Search," arXiv:2602.19128, 2025.

[8] R. Zhang et al., "LoRC: Low-rank compression for LLMs KV cache with a progressive compression strategy," arXiv:2410.03111, 2024.

[9] M. Staniszewski and T. Łańcucki, "KV cache transform coding for compact storage in LLM inference," arXiv:2511.01815, 2024.

[10] A. Zandieh, M. Daliri, M. Hadian, and V. Mirrokni, "TurboQuant: Online vector quantization with near-optimal distortion rate," Google Research, arXiv:2504.19874, 2025. Uses PolarQuant (arXiv:2502.02617) and QJL.

[11] NVIDIA, "Dynamo: Open-source inference optimization framework," GTC 2025.

[12] P. Tillet, H. T. Kung, and D. Cox, "Triton," *Proc. MAPL*, 2019.

[13] R. Dyro, "Pallas-Triton kernels and kernel auto-tuning," 2025. `https://robertdyro.com/articles/pallas-triton_kernels/`

[14] dhmnr, "Introduction to PTX optimization," 2025. `https://dhmnr.sh/posts/intro-to-ptx-optimization/`

[15] L. Chen et al., "RDMA point-to-point communication for LLM systems," arXiv:2510.27656, 2025.

[16] Mistral AI, "Heaps do lie: Debugging a memory leak in vLLM," 2025.

[17] Red Hat, Google, IBM, "llm-d v0.5: Sustaining performance at scale," 2026.

[18] NVIDIA, "HPC-X v2.15: UCX Framework Library."

[19] AMD, "MaxText-Slurm," ROCm Blog, 2025.

[20] vLLM, "vLLM TPU: Unified backend supporting PyTorch and JAX on TPU," 2025.

[21] vLLM Project, "PR #34861: Elastic expert parallelism," 2026.

[22] L. Chen, "Harnessing 3200 Gbps network (1): RDMA and EFA," 2024.

[23] R. Dyro, "torch2jax," 2025. `https://robertdyro.com/torch2jax/roadmap/`

[24] SemiAnalysis, "Nvidia Blackwell perf TCO analysis," 2025.

[25] R. Sharoon, "Paxos vs Raft vs ZAB," Medium, 2024.

[26] N. Shazeer, "Fast transformer decoding: One write-head is all you need," arXiv:1911.02150, 2019.

[27] J. Ainslie et al., "GQA: Training generalized multi-query transformer models from multi-head checkpoints," arXiv:2305.13245, 2023.

[28] D. Benveniste, "How to improve decoding latency with faster self-attention mechanisms," The AiEdge Newsletter, 2025.

[29] W. Kwon et al., "Efficient memory management for large language model serving with PagedAttention," *Proc. SOSP*, 2023.

[30] Apple, "macOS 26.2: RDMA over Thunderbolt," 2025. HN: `https://news.ycombinator.com/item?id=46248644`

[31] D. Barak, "Tips and tricks to optimize your RDMA code," RDMAmojo, 2013. `https://www.rdmamojo.com/`

[32] B. Rothenberger et al., "ReDMArk: Bypassing RDMA security mechanisms," *Proc. USENIX Security*, 2021.

[33] FlashInfer, "Kernel library for LLM serving," 2025. `https://github.com/flashinfer-ai/flashinfer`