CS1050 Computer Organization and Digital Design

Lab 9-10 – Nanoprocessor Design Competition

Name	Index Number
Ranathunga N. D.	200517U
Keerthichandra H. M. P. M.	200304N
Marasinghe M. M. R. S.	200382A
Vihidun D. P. T.	200682T
Marium M. S. S.	200384G

Lab Task:

In this Lab, we were assigned to design and simulate a Nanoprocessor to execute several Assembly operations. Nanoprocessor was developed using components mentioned below.

Program Counter

Specifically designed for this Lab

Program ROM

designed by modifying the LUT in Lab 07

Register Bank

- Specifically designed for this Lab
- Register bank consists of seven 4-bit registers
- The Assembly Language code was converted to a 12-bit signal and stored in the Register Bank.

4-bit Add/Sub Unit

- designed by modifying 4-bit RCA in Lab 03
- The Add/Sub unit is capable of adding and subtracting two 4-bit numbers, using Two's complement method.

3-bit Adder

An optimized version was specifically designed for this Lab

8-way 4-bit Mux

• An optimized version was specifically designed for this Lab

2-way 3-bit Mux

An optimized version was specifically designed for this Lab

Load Select Mux

An optimized version was specifically designed for this Lab

Several buses were used to connect components together, including Instruction Bus(12-bit), Data bus(4-bit), Address to Jump(3-bit).

Vivado Simulator tool was used to verify the functionality of the Nanoprocessor, before implementing into BASYS3 board.

Assembly Code and its Machine Code:

• Assembly Program

Binary instructions stored in the program counter consist of 12 bits. Those instructions have the following structure.


Instruction	Description	Format (12-bit instruction)
MOVI R, d	Move immediate value d to register R, i.e., $R \leftarrow d$ R \in [0, 7], $d \in$ [0, 15]	10RRR000dddd
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb Ra, Rb ∈ [0, 7]	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0
NEG R	2's complement of registers R, i.e., R \leftarrow – R R \in [0, 7]	01RRR000000
JZR R, d	Jump if value in register R is 0, i.e., If R == 0	11RRR0000ddd
	PC ← d;	
	Else PC ← PC + 1;	
	$R \in [0, 7], d \in [0, 7]$	

Assembly Code

The assembly code stored in the program counter is given below.

Program ROM:

```
VHDL Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric std.all;
entity ProgramROM is
   Port ( MemSelect : in STD LOGIC VECTOR (2 downto 0);
          I : out STD LOGIC VECTOR (11 downto 0));
end ProgramROM;
architecture Behavioral of ProgramROM is
type rom type is array(0 to 5) of std logic vector(11 downto 0);
signal ProROM : rom type := (
"100010001010", --- MOVI R1, 10 ; R1 <= 10
"100100000001", --- MOVI R2, 1 ; R2 <= 1 \,
"010100000000", --- NEG R2 ; R2 <= -R2
"000010100000", --- ADD R1, R2 ; R1 <= R1 + R2
"110010000000", --- JZR R1, 7 ; If R1 = 0 jump to line 7
"110000000011" --- JZR R0, 3 ; If R0 = 0 jump to line 3
);
begin
I <= ProROM(to integer(unsigned(MemSelect)));</pre>
end Behavioral;
```




Program Counter:

```
VHDL Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity Counter is
    Port ( Clk : in STD_LOGIC;
        Reset : in STD_LOGIC;
        D: in STD_LOGIC_VECTOR(2 downto 0);
        Q : out STD_LOGIC_VECTOR(2 downto 0));
end Counter;
```


```
architecture Behavioral of Counter is
component Reg 3bit
    Port ( D : in STD_LOGIC_VECTOR (2 downto 0);
           En : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (2 downto 0));
end component;
signal dd: std logic vector (2 downto 0);
signal qq: std logic vector (2 downto 0);
begin
reg 0: Reg 3bit
    PORT MAP (
        Clk => Clk,
        En => '1',
        Q => Q
        D \Rightarrow dd
    );
with Reset select dd <= d when '0',
                       d when 'U',
                       "000" when others;
end Behavioral;
```




3-bit Adder:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA is
    Port (Y : in STD LOGIC VECTOR (2 downto 0);
          S : out STD LOGIC VECTOR (2 downto 0);
          Cin : in STD LOGIC;
          Cout : out STD LOGIC);
end RCA;
architecture Behavioral of RCA is
component FA
Port ( A : in STD_LOGIC;
           B : in STD LOGIC;
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C out : out STD LOGIC);
end component;
signal FA_cout : STD_LOGIC_VECTOR (1 downto 0);
begin
FA 0: FA
PORT MAP (
A=>'1',
B=>Y(0),
C in=>Cin,
S=>S(0),
C out=>FA cout(0)
);
FA 1: FA
PORT MAP (
A=>'0'
B=>Y(1),
C_in=>FA_cout(0),
S = > S(1),
C out=>FA cout(1)
);
FA 2: FA
PORT MAP (
A=>'0',
B=>Y(2),
```

```
C_in=>FA_cout(1),
S=>S(2),
C_out=>Cout
);
end Behavioral;
```





Instruction Decoder:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Instruction Decoder is
    Port (instruction: in STD LOGIC VECTOR (11 downto 0);
           reg_jump : in STD LOGIC VECTOR (3 downto 0);
           reg en : out STD LOGIC VECTOR (2 downto 0);
           load sel : out STD LOGIC;
           im val : out STD LOGIC VECTOR (3 downto 0);
           reg sel 0 : out STD LOGIC VECTOR (2 downto 0);
           reg_sel_1 : out STD_LOGIC_VECTOR (2 downto 0);
           sub sel : out STD LOGIC;
           jmp flag : out STD LOGIC;
           jmp address : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
component Decoder 2_to_4
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
           Y: out STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC);
end component;
component Tri state buffer3
    Port ( A : in STD LOGIC VECTOR (2 downto 0);
           Y : out STD_LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC);
end component;
signal ADD, MOVI, NEG, JZR: STD LOGIC;
signal ADD NEG, ADD NEG JZR: STD LOGIC;
signal reg sel 0 activate, reg sel 1 activate: STD LOGIC VECTOR (2
downto 0);
begin
Decoder 2 to 4 0: Decoder 2 to 4
    PORT MAP (
        I => instruction(11 downto 10),
        EN => '1',
        Y(3) => ADD,
        Y(2) => MOVI,
        Y(1) => NEG
        Y(0) => JZR
    );
reg en <= instruction(9 downto 7);</pre>
load sel <= not MOVI;</pre>
im val <= instruction(3 downto 0);</pre>
ADD NEG <= ADD or NEG;
```


```
ADD_NEG_JZR <= ADD_NEG or JZR;


reg_sel_1_activate <= (ADD_NEG, ADD_NEG, ADD_NEG);
reg_sel_0_activate <= (ADD_NEG_JZR, ADD_NEG_JZR, ADD_NEG_JZR);

reg_sel_0 <= instruction(9 downto 7) and reg_sel_0_activate;
reg_sel_1 <= instruction(6 downto 4) and reg_sel_1_activate;


sub_sel <= NEG;


jmp_flag <= JZR and not(reg_jump(0) or reg_jump(1) or reg_jump(2) or reg_jump(3));
jmp_address <= instruction(2 downto 0);
end Behavioral;</pre>
```






2-way 3-bit Mux:







8-way 4-bit Mux:


```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity mux 8way 4bit is
    Port (RegSel: in STD LOGIC VECTOR (2 downto 0);
           MuxOut : out STD LOGIC VECTOR (3 downto 0);
           D0 : in STD_LOGIC_VECTOR (3 downto 0);
           D1 : in STD LOGIC VECTOR (3 downto 0);
           D2 : in STD LOGIC VECTOR (3 downto 0);
           D3 : in STD LOGIC VECTOR (3 downto 0);
           D4 : in STD_LOGIC_VECTOR (3 downto 0);
           D5 : in STD LOGIC VECTOR (3 downto 0);
           D6 : in STD LOGIC VECTOR (3 downto 0);
           D7 : in STD LOGIC VECTOR (3 downto 0));
end mux_8way 4bit;
architecture Behavioral of mux 8way 4bit is
begin
with RegSel select MuxOut <= D0 when "000",
                             D1 when "001",
                             D2 when "010",
                             D3 when "011",
                             D4 when "100",
                             D5 when "101",
                             D6 when "110",
                             D7 when others;
end Behavioral;
```






Load select Mux:





ADD SUB Unit:


```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ADD SUB is
    Port ( CTR : in STD LOGIC;
           A0 : in STD LOGIC;
           B0 : in STD LOGIC;
           CTR 0 : in STD LOGIC;
           C : out STD LOGIC;
           S0 : out STD LOGIC);
end ADD SUB;
architecture Behavioral of ADD SUB is
component FA
    port (
     A : in STD_LOGIC;
     B : in STD LOGIC;
     C in : in STD LOGIC;
     C out : out STD LOGIC;
     S : out STD LOGIC
    );
end component;
signal B0 1: STD LOGIC;
begin
FA 1 : FA
PORT MAP (
    A => A0,
    B => B0 1 ,
    C in => CTR,
    C out \Rightarrow C_{\prime}
    s => s0
);
    B0 1 <= CTR 0 XOR B0;
end Behavioral;
```




4-bit RC Add/Sub Unit:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RCA S is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD_LOGIC_VECTOR (3 downto 0);
           CTR in : in STD LOGIC;
           C out : out STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           Zero: out STD LOGIC);
end RCA S;
architecture Behavioral of RCA S is
component ADD SUB
     Port ( CTR : in STD LOGIC;
           A0 : in STD LOGIC;
           B0 : in STD LOGIC;
           CTR 0 : in STD LOGIC;
           C : out STD LOGIC;
           S0 : out STD LOGIC);
end component;
signal C0,C1,C2,C3, overflow : STD LOGIC;
signal AA, NEG: STD LOGIC VECTOR (3 downto 0);
signal ss: STD LOGIC VECTOR (3 downto 0);
begin
NEG <= (CTR in, CTR in, CTR in);</pre>
AA <= A and not NEG;
ADD SUB0 : ADD SUB
    PORT MAP (
        CTR => CTR in,
        A0 => AA(0)
        B0 => B(0),
```


```
CTR 0 \Rightarrow CTR in,
          C \Rightarrow C0,
          S0 \Rightarrow Ss(0)
     );
ADD SUB1 : ADD SUB
     PORT MAP (
          CTR \Rightarrow CO,
          A0 \Rightarrow AA(1)
          B0 => B(1),
          CTR 0 \Rightarrow CTR in,
          C \Rightarrow C1,
          S0 \Rightarrow Ss(1)
     );
ADD SUB2 : ADD SUB
    PORT MAP (
          CTR \Rightarrow C1,
          A0 => AA(2),
          B0 => B(2),
          CTR 0 \Rightarrow CTR in,
          C \Rightarrow C2
          S0 \Rightarrow Ss(2)
     );
ADD SUB3 : ADD SUB
     PORT MAP (
          CTR => C2,
          A0 \Rightarrow AA(3),
         B0 => B(3),
          CTR 0 \Rightarrow CTR in,
          C \Rightarrow C3
          S0 \Rightarrow Ss(3)
     );
zero \leq not Ss(0) and not ss(1) and not ss(2) and not ss(3);
overflow \leq not CTR_in and (A(3) XNOR B(3)) and (A(3) XOR ss(3));
with overflow select s \le ('0', ss(2), ss(1), ss(0)) when '1',
                                  ss when others;
C Out <= overflow;</pre>
end Behavioral;
```





Register:


```
VHDL Code
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Reg is
    Port ( D : in STD LOGIC VECTOR (3 downto 0);
           En : in STD LOGIC;
           Reset : in STD LOGIC;
           Clk : in STD LOGIC;
           Q : out STD LOGIC VECTOR (3 downto 0));
end Reg;
architecture Behavioral of Reg is
begin
process(Clk) begin
    if (rising_edge(Clk)) then --respond when clock rises
       if Reset = '1' then
            Q <= "0000";
       elsif En = '1' then -- Enable should be set
            Q \ll D;
       end if;
    end if;
end process;
end Behavioral;
```



3-8 Decoder:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Decoder 3 to 8 is
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD_LOGIC;
           Y : out STD LOGIC VECTOR (7 downto 0));
end Decoder 3 to 8;
architecture Behavioral of Decoder 3 to 8 is
component decoder 2 to 4
    Port ( I : in STD LOGIC VECTOR (1 downto 0);
           Y: out STD LOGIC VECTOR (3 downto 0);
           EN : in STD LOGIC);
end component;
signal IO, I1 : STD LOGIC VECTOR (1 downto 0);
signal Y0, Y1 : STD LOGIC VECTOR (3 downto 0);
signal en0,en1,I2 : STD LOGIC;
begin
    Decoder 2 to 4 0 : Decoder 2 to 4
        port map(
            I \Rightarrow I0,
            EN => en0,
            Y => Y0
    Decoder_2_to_4_1 : Decoder_2_to_4
        port map (
            I \Rightarrow I1,
            EN => en1,
             Y => Y1
        );
    en0 \leq NOT(I(2)) AND EN;
    en1 \leq I(2) AND EN;
    I0 <= I(1 downto 0);</pre>
```

```
I1 <= I(1 downto 0);
--I2 <= I(2);
Y(3 downto 0) <= Y0;
Y(7 downto 4) <= Y1;
end Behavioral;</pre>
```




Register Bank:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegBank is
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           RegEn : in STD LOGIC VECTOR (2 downto 0);
           DataIn : in STD LOGIC VECTOR (3 downto 0);
           DataBus0 : out STD LOGIC VECTOR (3 downto 0);
           DataBus1 : out STD_LOGIC_VECTOR (3 downto 0);
           DataBus2 : out STD LOGIC VECTOR (3 downto 0);
           DataBus3: out STD LOGIC VECTOR (3 downto 0);
           DataBus4: out STD LOGIC VECTOR (3 downto 0);
           DataBus5 : out STD_LOGIC_VECTOR (3 downto 0);
           DataBus6 : out STD_LOGIC_VECTOR (3 downto 0);
           DataBus7 : out STD LOGIC VECTOR (3 downto 0)
end RegBank;
architecture Behavioral of RegBank is
component Reg
    Port(D : in STD LOGIC VECTOR (3 downto 0);
        En : in STD LOGIC;
        Reset : in STD LOGIC;
        Clk : in STD LOGIC;
```

```
Q : out STD LOGIC VECTOR (3 downto 0));
end component;
component Decoder 3 to 8
    Port ( I : in STD LOGIC VECTOR (2 downto 0);
           EN : in STD LOGIC;
           Y: out STD LOGIC VECTOR (7 downto 0));
end component;
signal DecOut: STD LOGIC VECTOR (7 downto 0);
begin
dec_3_to_8_0: Decoder_3_to_8
    PORT MAP (
        EN => '1',
        I \Rightarrow RegEn,
        Y => DecOut
    );
reg 0: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus0,
        En =  DecOut(0),
        Clk => Clk,
        reset => reset
    );
reg_1: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus1,
        En =  DecOut(1),
        Clk => Clk,
        reset => reset
    );
reg 2: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus2,
        En =   DecOut(2),
        Clk => Clk,
        reset => reset
    );
reg 3: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus3,
        En =  DecOut(3),
        Clk => Clk,
        reset => reset
    );
```

```
reg 4: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus4,
        En = > DecOut(4),
        Clk => Clk,
        reset => reset
    );
reg 5: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus5,
        En \Rightarrow DecOut(5),
        Clk => Clk,
        reset => reset
    );
reg 6: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus6,
        En => DecOut(6),
        Clk => Clk
        reset => reset
    );
reg_7: Reg
    PORT MAP (
        D => DataIn,
        Q => DataBus7,
        En \Rightarrow DecOut(7),
        Clk => Clk
        reset => reset
end Behavioral;
```



Nanoprocessor:

```
VHDL Code
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Nanoprocessor is
    Port ( Clock : in STD LOGIC;
           Reset : in STD LOGIC;
           Overflow : out STD LOGIC;
           Zero : out STD LOGIC);
end Nanoprocessor;
architecture Behavioral of Nanoprocessor is
component Instruction Decoder
    Port (instruction: in STD LOGIC VECTOR (11 downto 0);
           reg jump : in STD LOGIC VECTOR (3 downto 0);
           reg en : out STD LOGIC VECTOR (2 downto 0);
           load sel : out STD LOGIC;
           im val : out STD LOGIC VECTOR (3 downto 0);
           reg sel 0 : out STD LOGIC VECTOR (2 downto 0);
           reg sel 1 : out STD LOGIC VECTOR (2 downto 0);
           sub sel : out STD LOGIC;
           jmp flag : out STD LOGIC;
           jmp address : out STD LOGIC VECTOR (2 downto 0));
end component;
component ProgramROM
    Port ( MemSelect : in STD LOGIC VECTOR (2 downto 0);
           I : out STD LOGIC VECTOR (11 downto 0));
end component;
component RegBank
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           RegEn : in STD_LOGIC_VECTOR (2 downto 0);
           DataIn : in STD LOGIC VECTOR (3 downto 0);
           DataBus0 : out STD LOGIC VECTOR (3 downto 0);
           DataBus1 : out STD LOGIC VECTOR (3 downto 0);
           DataBus2 : out STD LOGIC VECTOR (3 downto 0);
           DataBus3 : out STD_LOGIC_VECTOR (3 downto 0);
           DataBus4 : out STD_LOGIC_VECTOR (3 downto 0);
           DataBus5 : out STD LOGIC VECTOR (3 downto 0);
           DataBus6: out STD LOGIC VECTOR (3 downto 0);
           DataBus7 : out STD LOGIC VECTOR (3 downto 0)
end component;
component Counter
    Port ( Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           D: in STD LOGIC VECTOR(2 downto 0);
           Q : out STD LOGIC VECTOR(2 downto 0));
end component;
```

```
component RCA S
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           CTR in : in STD LOGIC;
           C out : out STD LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0);
           Zero : out STD LOGIC);
end component;
component RCA
    Port (Y: in STD LOGIC VECTOR (2 downto 0);
          S : out STD LOGIC VECTOR (2 downto 0);
          Cin : in STD LOGIC;
          Cout : out STD LOGIC);
end component;
component mux 2way 3bit
    Port ( JmpAddress : in STD LOGIC VECTOR (2 downto 0);
           NextAddress: in STD LOGIC VECTOR (2 downto 0);
           JmpFlag : in STD LOGIC;
           MuxOut : out STD LOGIC VECTOR (2 downto 0));
end component;
component mux 8way 4bit
    Port (RegSel: in STD LOGIC VECTOR (2 downto 0);
           MuxOut : out STD LOGIC VECTOR (3 downto 0);
           D0 : in STD_LOGIC_VECTOR (3 downto 0);
           D1 : in STD_LOGIC_VECTOR (3 downto 0);
           D2 : in STD LOGIC VECTOR (3 downto 0);
           D3 : in STD LOGIC VECTOR (3 downto 0);
           D4: in STD LOGIC VECTOR (3 downto 0);
           D5 : in STD LOGIC VECTOR (3 downto 0);
           D6 : in STD_LOGIC_VECTOR (3 downto 0);
           D7 : in STD LOGIC VECTOR (3 downto 0));
end component;
component mux LoadSelect
    Port (LoadSel: in STD LOGIC;
           AUresult: in STD LOGIC VECTOR (3 downto 0);
           ImmediateVal : in STD LOGIC VECTOR (3 downto 0);
           MuxOut : out STD LOGIC VECTOR (3 downto 0));
end component;
component Slow Clk
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end component;
--Signals
signal Instruction Bus: std logic vector (11 downto 0);
signal reg check jump, imm val, from asUnit, to reg bank:
std logic vector (3 downto 0);
signal addr to jump, reg select0, reg select1, reg enable,
memory select, to pc, from rca: std logic vector (2 downto 0);
signal jump_flag, add_sub_sel, load selector, slw clk,
```


```
RCA Overflow: std logic;
signal dbus0, dbus1, dbus2, dbus3, dbus4, dbus5, dbus6, dbus7:
std logic vector (3 downto 0);
signal to asUnit 0, to asUnit 1: std logic vector (3 downto 0);
begin
Instruction Decoder 0: Instruction decoder
    PORT MAP (
        instruction => Instruction Bus,
        jmp flag => jump flag,
        jmp address => addr to jump,
        sub sel => add sub sel,
        load sel => load selector,
        im val => imm val,
        reg sel 0 => reg select0,
        reg sel 1 => reg select1,
        reg en => reg enable,
        reg jump => reg check jump
    );
programROM 0: ProgramROM
    PORT MAP (
        MemSelect => memory select,
        I => Instruction Bus
    );
program counter: Counter
    PORT MAP (
        Clk => slw clk,
        Reset => Reset,
        D \Rightarrow to pc
        Q => memory select
    );
Rca 0: RCA
    PORT MAP (
        Y => memory select,
        S \Rightarrow from rca,
        Cin => '0',
        Cout => RCA Overflow
    );
mux 2 3: mux 2way 3bit
    PORT MAP (
        JmpAddress => addr to jump,
        NextAddress => from rca,
        JmpFlag => jump flag,
        MuxOut => to pc
    );
muw0: mux LoadSelect
    PORT MAP (
        LoadSel => load selector,
```


```
AUresult => from asUnit,
         ImmediateVal => imm val,
         MuxOut => to reg bank
     );
reg bank: RegBank
     PORT MAP (
         Clk => slw clk,
         Reset => Reset,
         RegEn => reg enable,
         DataIn => to reg bank,
         DataBus0 => dbus0,
         DataBus1 => dbus1,
         DataBus2 => dbus2,
         DataBus3 => dbus3,
         DataBus4 => dbus4,
         DataBus5 => dbus5,
         DataBus6 => dbus6,
         DataBus7 => dbus7
    );
mux 8 4 0: mux 8way 4bit
     PORT MAP (
         RegSel => reg select0,
         MuxOut => to asUnit 1,
         D0 \Rightarrow dbus0,
         D1 \Rightarrow dbus1,
         D2 \Rightarrow dbus2
         D3 => dbus3,
         D4 => dbus4,
         D5 \Rightarrow dbus5,
         D6 \Rightarrow dbus6,
         D7 => dbus7
    );
mux 8 4 1: mux 8way 4bit
PORT MAP (
     RegSel => reg select1,
     MuxOut => to asUnit 0,
     D0 \Rightarrow dbus0,
     D1 => dbus1,
     D2 \Rightarrow dbus2,
     D3 => dbus3,
     D4 => dbus4,
     D5 \Rightarrow dbus5,
     D6 \Rightarrow dbus6
     D7 \Rightarrow dbus7
 );
 rca s 0: RCA S
    PORT MAP (
         A \Rightarrow to asUnit 0,
         B \Rightarrow to asUnit 1,
         CTR in => add sub sel,
         C out => Overflow,
```

```
S => from_asUnit,
    Zero => Zero
);

slow_clk_0: Slow_Clk
    PORT MAP(
        Clk_in => Clock,
        Clk_out => slw_clk
);

reg_check_jump <= to_asUnit_0;
end Behavioral;</pre>
```





Conclusion:

- This nanoprocessor can be improved further by adding new components and improving the current components.
- We can increase the number range which we can execute mathematical operations using this nanoprocessor by increasing the width of the busses and other components.
- Instruction decoder plays a huge role in the nano processor because it is the component which activates the relevant components and busses to execute the instructions.
- We can optimize the nanoproceesor to give the best performance in the following way,
 - Improving the Add/Subtract unit to handle NEG instruction without the help of the RO register so that we can convert RO register to a read-write register and use for the calculation.
 - Use busses rather than using many wires
 - Developing the nanoprocessor in a way that each instruction uses a single clock cycle to execute.
 - Create Adder and Subtractor in the same unit
 - ❖ Designing the MUX using VHDL conditional statements rather than using four 8-to-1 multiplexers or basic logic gates. It is much easier and less complex.
 - ❖ This nanoprocessor can execute mathematical operations in the range of −8 to +7. Therefore, the nanoprocessor should be optimized in a way that any value larger than +7 or less than −8 considered as an overflow.
 - The nanoprocessor, zero flags will be raised only when an ADD instruction is executed.

Lab 9-10 Group -17

Resource Consumption (LUT/FF counts):

1. Slice Logic

+	+	+	+	++
Site Type	Used	Fixed	Available	
Slice LUTs*	45		20800	0.22
LUT as Logic	45	1 0	20800	0.22
LUT as Memory	1 0	1 0	9600	0.00
Slice Registers	53	1 0	41600	0.13
Register as Flip Flop	53	1 0	41600	0.13
Register as Latch	1 0	1 0	41600	0.00
F7 Muxes	1 0	1 0	16300	0.00
F8 Muxes	1 0	1 0	8150	0.00
+	+			+

7. Primitives

+	+-		+-	+
Ref Name	I	Used	I	Functional Category
+	+-		+-	+
FDRE	I	53	I	Flop & Latch
LUT4	I	22	I	LUT
LUT5	I	18	I	LUT
OBUF	I	17	I	IO
LUT6	I	11	I	LUT
LUT3	I	10	I	LUT
CARRY4	I	8	I	CarryLogic
LUT2	I	2	I	LUT
IBUF	I	2	I	IO
LUT1	I	1	I	LUT
BUFG	I	1	I	Clock
+	+.		+-	

Contribution:

Everyone	Nanoprocessor Assemble
	Instruction Decoder
Ranathunga N. D. (200517U)	NEG Instruction optimization
	Debugging
Keerthichandra H. M. P. M. (200304N)	Program Counter
Reel thichandra 11. W. 1 . W. (20030411)	Program ROM
Marasinghe M. M. R. S. (200382A)	K-way b-bit MUX
Ivial asing ne ivi. ivi. K. S. (200562A)	MUX optimization
Vihidun D. P. T. (200682T)	ADD/SUB Unit
VIIIIduli D. F. 1. (2000821)	ADD/SUB Optimization
Marium M. S. S. (200384G)	3-bit adder
iviarium ivi. 3. 3. (2003649)	Simulations for all components