

Novena PVT2-A

A

A

B

B

C

C

D


D

I2C mappings:

addresses are already shifted left by one to accommodate r/w bit
 i.e. address is expressed as the write address
 I2C1: 10k pull-up
 SMBus functions (optional)
 MMA8452 (0x38) (optional)
 SO-DIMM identification (0xA0)
 FPGA (optional)
 SO-DIMM temp sensor (0x30) (optional)
 STMP6E10 (0x88) (optional)
 Gas gauge and charger via SMB (on battery board)
 PCF8523 RTC (0xD0)

I2C2: 1.8k pull-up
 HDMI DDC (0xA0, 0x74)
 expansion header
 FPGA (optional)
 PMIC (0x10)

I2C3: 2.2k pull-up
 LCD EDID (0xA0)
 ESS8283 (0x22)
 FPGA (optional)
 Utility EEPROM (0xAC)



P1.8V_SW4 has option to power VTT
 Use this option to lower VTT source to 1.0V to save power

changes on table:

P1.8V_VGEN3 mictbias gen option
 (reprogram to 3.0V before using)

Power sequencing


cell name	voltage	dependent blocks	sheet	derived from	sequence	generated by	capacity	notes
Extr_Pwr	2V-17V	VTT master	P5Power	external	0	AC adapter	5A	when using only AC adapter, 12V nominal
BATT_PWR	0V-18V	DC master	P5Power	internal	0	AC adapter	3A - 6A	3- and 4-cell Li-Ion are preferred configuration
P5.0V	5V	3.3V master	P5Power	internal	1	NCP2020B	7A	
P5.0V_DELAYED	5V	VTT regulator	P5Power	internal	4	NCP2020B	7A	
P5.0V_USB	5V	SATA controller USB 2.0 USB bus (master & slave)* USB_2_10G_VBUS Master Synchronous amplifier PCM IC block (option) ADC 3.3V regulator Power regulator	P5Power	external	0	AC adapter	5A	
P5.0V_USBx11	5V	PMIC	P5Power	internal	0	AC adapter	5A	
P5.0V_USBx12	5V	PMIC	P5Power	internal	0	AC adapter	5A	
P5.0V_MOUSE	5V	DERS 500-MMM PMIC_VN0 PMIC_SW_VN0 Battery low voltage MCU Reset	P5Power	internal	1	FAIRCHILD	5A	
P5.0V_VN008	3.3V	WVCC_LCD WVCC_2P0 WVCC_2P0_2 and 2 WVCC_NANOFC WVCC_JTAG WVCC_2P0_1, and 2 PMIC_VN0 PMIC_SW_VN0 Boot config chips JTAG Internal MicroSD patch External SD card Utility EEPROM USB bus (master & slave)* SATA controller 10Mbps ethernet PCIe patch LCD panel Digital video capture Digital video patch FP04_V0 FP04_expansion_V0 Expansion header SMB 1.0 Memory Accelerometer Expansion header USB 2.0 based via zIFs	P5Power	internal	6	SI4435DV	5A	delay control is P2.8V_VOEN0
P5.0V_VN008	3.3V	VTHM 500-MMM VTHM_500	P5Power	internal	7	FAIRCHILD	5A	delay at 1.375V
P5.0V_VN008_SIN2	3.0V	VDDH0H_IN VTHM of PMIC	P5Power	internal	4	PMIC	2A	initially unused
P1.8V_DDR2_DQS	1.8V	DORS 500-MMM VTHT 500-MMM VTT regulator reference	P5Power	internal	5	PMIC	2.5A	
P1.8V_SW4	1.8V	SDRAM	P5Power	internal	6	PMIC	2.5A	unused
P1.8V_VN008	1.8V	SDRAM	P5Power	internal	7	PMIC	2.5A	unused
P1.8V_VN008_VN0	1.2V	SDRAM	P5Power	internal	8	PMIC	2.5A	unused
P1.8V_VN008_VN2	1.0V	PCIe express	P5Power	internal	9	PMIC	0.25A	initial PCIe speed is 0.375A
P1.8V_VN008_VN3	0.9V	SDRAM	P5Power	internal	10	PMIC	1.8V by BSP not status sequenced	
P1.8V_VN008_VN4	1.0V	SDRAM	P5Power	internal	11	PMIC	0.35A	unused
P2.8V_VN008	2.8V	Power LED P5.0V_DELAYED control RSMH1_VD NVMIC_VN0 WVCC_NANOFC WVCC_JTAG	P5Power	internal	12	PMIC	0.2A	1.8V to LED
P2.8V_VN008	2.8V	P5.0V_DELAYED control	P5Power	internal	13	PMIC	0.2A	27 mA to PHY
P3.0V_STBY	3.0V	CPU boot pin	P5Power	internal	1	PMIC	0.000004A	XIN(XIN)
P5.0V_REF00	0.75V	CPU boot pin	P5Power	internal	2	PMIC	0.015A	
P5.0V_DORS_VTT	0.75V	DORS 500-MMM	P5Power	internal	3	PMIC	1.5A	controlled by P5.0V_DERS_VTT
P5.0V_DERS_VTT	0.75V	DERS 500-MMM	P5Power	internal	4	PMIC	1.5A	controlled by P5.0V_DORS_VTT
E810_P1.8V	1.8V	Gigabit ethernet	P5Power	internal	5	PMIC	2.5A	controlled by S030_RST
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	6	PMIC	1.0A	initial 10/100/1000
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	7	PMIC	0.5A	delay control is P5.0V_DELAYED
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	8	PMIC	0.5A	delay control is P5.0V_DELAYED
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	9	PMIC	0.5A	delay control is P5.0V_DELAYED
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	10	PMIC	0.5A	delay control is P5.0V_DELAYED
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	11	PMIC	0.5A	delay control is P5.0V_DELAYED
E810_P1.2V	1.2V	Gigabit ethernet	P5Power	internal	12	PMIC	0.5A	delay control is P5.0V_DELAYED
P5.0V_S4T4	.0V	SATA controller	P5Power	internal	13	PMIC	2A	SATA_FIRWIN manual control
P5.0V_S4T4	.0V	SATA controller	P5Power	internal	14	PMIC	2A	SATA_FIRWIN manual control
E810_D1.8V	1.8V	SDRAM	P5Power	internal	15	PMIC	2.5A	
E810_A1.8V	1.8V	SDRAM	P5Power	internal	16	PMIC	2.5A	
MPCIE_2.3V	2.3V	PCI express	P5Power	internal	17	PMIC	0.25A	PCI_FIRWIN manual control
MPCIE_2.3V	2.3V	PCI express	P5Power	internal	18	PMIC	0.25A	PCI_FIRWIN manual control
Tx_HDMI_AV	.0V	HDMI	P5Power	internal	19	PMIC	0.5A	GM_PIRWIN control, beware conflict with mPCIe slot
LED_VCC_3.9V	3.9V	LED panel	P5Power	internal	20	PMIC	0.25A	LED_PIRWIN_1, rule active pulldown during power-on
LDO_VL_VDD	.0V-18V	LED backlight	P5Power	internal	21	PMIC	0.25A	LED_PIRWIN_2, rule for master power control
AUD_P2.3V	2.3V	audio codes	P5Power	internal	22	PMIC	0.25A	AUD_PIRWIN_1, rule active pulldown during power-on
P2.3V	2.3V	PI-04 core	P5Power	internal	23	PMIC	0.25A	power on
VANM	.0V	PI-04 core	P5Power	internal	24	PMIC	0.25A	power on
USB_VID_P5V	.0V	PI-04 core	P5Power	internal	25	PMIC	0.25A	power on

cell name	voltage	dependent blocks	sheet	derived from	sequence	generated by	capacity	notes
P5.0V_WIFI	.0V	USB wireless	P5Power	internal	0	AC adapter	5A	USB_PIRWIN_1 off of main bus
P5.0V_USBx11	.0V	external USB	P5Power	internal	1	AC adapter	5A	USB_PIRWIN_1 off of main bus
P5.0V_USBx12	.0V	external USB	P5Power	internal	2	AC adapter	5A	USB_PIRWIN_2 off of main bus
P5.0V_MOUSE	.0V	mouse	P5Power	internal	3	AC adapter	5A	USB_PIRWIN_3 off of main bus
P5.0V_HD0	.0V	keyboard	P5Power	internal	4	AC adapter	5A	USB_PIRWIN_4 off of main bus
USB_VID_P5V	.0V	video camera	P5Power	internal	5	AC adapter	5A	USB_PIRWIN_5 off of main bus

Copyright 2014 Andrew "bunnie" Huang

Title	Novena PVT2-A	
Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\largework\...\01docmap.SchDoc	Drawn By:







Copyright 2014 Andrew "bunnie" Huang

Title		
Novena PVT2-A		
Size	Number	Revision
C		
Date:	7/8/2014	Sheet of
File:	F:\largework\...\02cpu power.SchDoc	Drawn By:



 Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0







Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Novena PVT2-A
Title
Copyright 2014 Andrew "bunnie" Huang


Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\largework\04pwr_pmic.SchDoc	Drawn By:





Copyright 2014 Andrew "bunnie" Huang


Novena PVT2-A		
Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\largeframework\06fcpu_soc\SchDoc	Drawn By:




 Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0

Copyright 2014 Andrew "bunnie" Huang

Novena PVT2-A		
Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\langework\..\07sdcard.SchDoc	Drawn By:




SATA connector arrangement



P5.0V_DELAYED

P3.3V_DELAYED



P3.3V_DELAYED

HDD activity LED
AP11608SSGC green

GND

R14H
330, 1%

GND

P5.0V
SATA

C12H_X5R, 20%

10V
GND

P3.3V_DELAYED

C11H_X5R, 20%

10V
GND

C22H

100 ohm
16100 ohm
17100 ohm
18100 ohm
19100 ohm
20100 ohm
21100 ohm
22

SATA_RX_P

C17H

10nF, X7R, 50V 10%

SATA_RX_N

C18H

100 ohm

SATA_TX_N

C19H

10nF, X7R, 50V 10%

SATA_TX_P

10nF, X7R, 50V 10%

GND

GND

A-

A+

+3.3V

+3.3V

+3.3V

+3.3V

+5V

+5V

+5V

GND

OPT

GND

+5V

+5V

GND

J10H

+12V

+12V

+12V

GND

OPT

GND

+5V

+5V

+5V

GND

J10H

+12V

+12V

+12V

GND

OPT

GND

+5V

+5V

+5V

GND

J10H

+12V

+12V

+12V

GND

OPT

GND

+5V

+5V


+5V

GND

J10H

+12V

+12V




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0


Copyright 2014 Andrew "bunnie" Huang

Novena PVT2-A

Size	Number	Revision
C		
Date	7/8/2014	
File	F:\largework\10ethermet100.SchDoc	Sheet of Drawn By:




Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0



Wifi plug-in card symbol placeholders


Use at9k-compatible PCIe card
Suggestions at left are for b/g/n 1x1 low-cost solution
Other options exist for a/b/g/n 2x2, 3x3 MIMO + BT combo
(note BT combo is via mPCIe embedded USB interface)



Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0



Copyright 2014 Andrew "bunnie" Huang

Title		Number		Revision
Size	Number			
B				
Date:	7/8/2014			
File:	F:\largework\m12mPCIe.SchDoc	Sheet of		Drawn By:



LCD interface


Designed to work with LED backlight panels
Interleaved pixel option to support UXGA resolutions
Requires custom cable to adapt pinout to specific LCD



 Copyrights: CC-BY-SA 3.0 Patents: Apache 2

Copyright 2014 Andrew "bunnie" Huang

Title Novena PVT-A		
Size C	Number	Revision
Date: 7/8/2014	Sheet of File: F:\large\work\m\13hdmi.lcd.SchDoc Drawn By:	




Copyright 2014 Andrew "bunnie" Huang

Novena PVT2-A		
Size	Number	Revision
B		
Date:	7/8/2014	Sheet of
File:	F:\largework\...\14audio.SchDoc	Drawn By:



 Copyrights: CC-BY-SA 3.0 Patents: Apache 2.0



Copyright 2014 Andrew "bunnie" Huang

Title		
Novena PVT2-A		
Size C	Number	Revision
Date:	7/8/2014	Sheet of
File:	\F:\arowwork\15fmea SchDoc	
	Drawn By:	

