
2nd Generation Telephone Card T2G (ST-1333)





- ST-1333 specifications
- Memory organization
- Card life phases
- Security features
- Card Commands


(acs)

ST-1333 Specifications

- Memory divided into different areas:
 - 24 bits Manufacturer Area
 - 40 bits Issuer Area
 - 40 bits Abacus Counter Area
 - 16 bits Data Area 1 (e.g. certificate)
 - 64 bits Authentication Key Area
 - 56 bits Data Area 2
 - 32 bits anti-tearing flags
- Counter capacity of up to 32768
- Pull out protection
- Active card authentication

PIN Assignments





ISO 7816-1 / -2 compatible


Electrical Characteristics



- 5v supply voltage (VCC)
- Low power consumption, < 5mA</p>
- Operating range : 35°C to + 80°C
- Ten years minimum data retention
- 100K erase write cycle
- EEPROM programming time 5 ms

(acs)

Memory Organization



Manufacturer Area (16bits)
Issuer Area (48 bits)
Abacus Counter (40 bits)
reserve
Certificate (16 bits)
64 bits of Authentication Key
Reserve
Signature(4 bits), Fuse (4 bits)
Reserve
Anti-Tearing Flag(32 bits)
User Area (56 bits)

Additional Features Compared to the SLE-4406




- Card cryptographic authentication algorithm
 - More memory, a 72 bits extended Issuer Area
 - a 64 bits Authentication Key
 - Protection of the counter content against power down (Pull out)

Additional Features Purpose



- Authentication algorithm
 - To authenticate the card by the terminal
 - To avoid fabrication of counterfeited card
- Anti pull-out protection
 - To avoid any lost of units if power goes down during an operation
- User memory
 - To be able to store Issuer or User data after card personalization



The exact contents of the manufacturer area will be communicated when ordering is placed



T2G Issuer Mode Memory Access

	STREET, STREET	10044001		
	Area	Read	Write	Erase
0 - 1	Chip ID	Y	N	N
2 - 7	Card ID	Υ	Y if CODE	N
8	Counter 6	Υ	Υ	N
	Counter 5	Υ	Υ	N
9 A	Counter 4	Υ	Υ	N
В	Counter 3	Υ	Υ	N
C	Counter 2	Υ	Υ	N
D	Not Used			The same of
E-F	Certificate	Υ	Υ	N
10-17	Ki	Υ	YifCODE	N
18				-
20	Signature	Y	N	N
20	Fuse	Y	YifCODE	N /
21-23	NotUsed			10/1
24	Anti-Tearing Flag5	Y	N	N
2 5	Anti-Tearing Flag4	Y	Y write C5	N
26	Anti-Tearing Flag3	Y	N	N
27	Anti-Tearing Flag2	Y	N	N
28-2E	User Area	Y	Y	Y/N option



T2G User Mode Memory Access

Addr	Area	Read	Write	Erase
0 - 1	Chip ID	Υ	N	N
2-7	Card ID	Υ	N	N
8	Counter 6	Υ	Y	N
9	Counter 5	Υ	Υ	Y,C6
A	Counter 4	Υ	Υ	Y,C5
В	Counter 3	Υ	Υ	Y,C4
С	Counter 2	Υ	Υ	Y,C3
D	Not Used			
E-F	Certificate	Υ	Υ	N
10-17	Ki	Υ	Y	N
18				
20	Signature	Y	N	N
20	Fuse	Y	Y	N /
21-23	Not Used			
24	Anti-Tearing Flag5	Υ	Y, write C6	Y,erase C5
2 5	Anti-Tearing Flag4	Y	Y, write C5	Y,erase C4
26	Anti-Tearing Flag3	Y	Y, write C4	Y,erase C3
27	Anti-Tearing Flag2	Y	Y, write C3	
28-2E	User Area	Υ	Y	Y/N options

- PROG at select bit toggles A,B
- test+issuer fuse B blown to test blowing+sensing circuit at chip factory

bit

260

261

262

263

- test fuse A blown at chip factory
- issuer fuse B blown at card factory after initializations
- reading & writing access is free in TEST and USER mode, writing TSC=1 at card factory, reading is free

Before and After Fuse Blow




- Before (Personalization Mode)
 - 16-bits manufacturing information (read only)
 - Protected by transport code
 - 8 attempts to present transport code then the card is useless
 - Loadable counter with value 0-32768
- After (Count Down Mode)
 - Down counter from loaded value to zero
 - Issuer and manufacturer information is read only
 - No access to key area after the fuse blown
 - Extended data area READ / WRITE /ERASE

Count Down Phase



- Verify Issuer Data and Manufacturer Data for valid card
- Count down units with Authentication, Issue Service
- If empty, throw away





Count Mode



- Any unwritten counter bit can be written at any time
- **PROGRAM** Micro-Sequence
- Counter can be loaded with any value at personalization
- A new value can be given to counter without stepping through all intermediate values
- Counters C3, C4, C5 & C6 can be erased (refilled) by writing an unwritten bit in the next level counter
- PROGRAM (FOR ERASE) Micro-Sequence
- Counter C6 cannot be erased
- Card does not propagate carries between counters
- Carry propagation must be performed by the reader with additional PROGRAM (FOR ERASE) instructions

Erasing Counter With WRITECARRY




To erase counter	PROGRAM (for ERASE) in
C2	C3
C3	C4
C4	C5
C5	C6
C6	Impossible

The WRITECARRY micro-sequence must be performed on an unwritten bit to erase a counter

T2G Count Down Scheme





T2G Count Down Scheme





T2G Count Down Scheme





Security Features



- The manufacturer area contains information unique to one application
- The manufacturer area cannot be modified
- Protected by Transport Code during delivery
- Logical security features & chip layout to avoid physical/electrical attack
- Cryptographic Card Authentication Algorithm
- SAM integrated into each application

Authentication Algorithm Concept






(32 bits)

Personalization Data Memory (64 bits + 40 bits) PDM

Counter Memory (40 bits)
CTM

Authentication area (64 bits)

Result (4 bits)
RES = f (PDM, CTM, Kc, R)



Card Authentication Signaling



- RESET
- 260 X READ
- RESET
- For i=0 to 31
 - ◆if random number = 1, PROG
 - READ
- 227 X READ
- RESET
- 255 X READ
- 4 X READ to read signature bit 0,1,2,3

Security Access Module (SAM)



- Protection of the application key Ksam
- Calculation of the card key Kc = fdes(PDM, Ksam)
- Generation of the random number R
- Execution of the authentication algorithm
- Comparison of the calculated result with the result sent by the card


One SAM integrated into the host with one Ksam key by application

SAM Characteristics




- ISO 7816-3 compliance
- Build on top of a CPU smart card
- Command set requirements:
 - DIVERSIFICATION of a master key in the SAM
 - GET_RAND to send a random number to the card
 - AUTHENTICATE to compare the result of the card






Authentication Mechanism







Anti-Pull Out Protection Mechanism



Problem:

 Units could be lost if power goes down between writing a bit in one stage and erasing the next stage

Solution:

- Authorization of erasing the next stage has to be memorized in a non-volatile way.
- If power goes down, it will be possible after the card is power up next time, to position the counter at the previous value

Anti-Pull Out Mechanism



- Security done by an internal EEPROM flag for each stage
- Protection installed to prevent loss of units during an erase sequence of a stage
- Flag status change from "0" to "1" before erasing the lower stage counter

Card Commands



- Reset Address Counter (RESET)
- Increment Address Counter and Read Bit (READ)
- Write Bit (PROGRAM)
- Compare(COMPARE)
- Write Carry and Erase Counter Stage (2 PROGRAM commands)
- Authentication (combination of READ & PROGRAM)