

CPU 1

CPU 2

CPU 3

CPU 4

Memory

```
graph TD; CPU1[CPU 1] --- Bus; CPU2[CPU 2] --- Bus; CPU3[CPU 3] --- Bus; CPU4[CPU 4] --- Bus; Bus --- Memory[Memory];
```