



Some Important Points:

- In DMA operations, the processor is at a lower bus priority level than DMAC's. (Please check slide 5.23). That means If a Direct Memory Access Controller (DMAC) is requested before another DMAC has finished, control switches to the requested DMAC instead of the CPU. (Check transition at 710ns from timeline)
- ISR execution follows a same stage-based process as regular instructions, including fetch and decode, operand fetch, execution, result write. (Nothing different than main program instruction)
- After executing the Interrupt Service Routine (ISR) and returning with the Return from Interrupt (RTI) instruction, the CPU proceeds to the next regular instruction even if there is a pending interrupt. (Check transition at 1020ns from timeline, as you can see before the processing Interrupt A, a main program instruction executed)

a)

Word	Finish Time
First	100 ns
Second	210 ns
Third	310 ns
Fourth	560 ns
Fifth	760 ns

- b) DMAC2's completed first attempt at 710 ns
- c) DMAC2's completed second attempt at 1020 ns
- d) ISR A completed at 1640 ns
- e) ISR B completed at 920 ns