Chapter 4

p. 182 Insert the following footnote at the end of the first sentence in Section 4.11:

> Lines represent signals in circuit drawings. It is common usage to refer to input and output signals of a multiplexer as input and output lines.

p 187 In Figure PE4.9, at the right side of the rectangle, draw an ouput signal line with label F. See Fig. 4.28 for an example of the result.
p. 194 15LT Change "nand_2gate" to "nand3_gate".
p. 194 17LT replace "C <=" with "D <=".
p. 195 3LT (insert semicolon) Change"**end** Structure" to "**end** Structure;".
p. 198 12LB Change "xor_2_gate" to "xor2_gate".
p. 198 10LB Change "xor_2_gate" to "xor2_gate".
p. 199 1LT Change "Add_half" to "Add_half_vhdl".
p. 199 7LT Change "**and component**;**"** to "**end component**;**"**
p. 199 20LB Change "(b, c_in, c_out, sum)" to "(w2, c_in, w3, sum)";
p. 199 19LB Change "Add_half" to "Add_half_vhdl".
p. 200 Between 19LB and 18LB insert a new line

begin

Note: Align **begin** with **architecture** in line 19LB.
p. 200 13LB Change "half_adder_vhdl" to "full_adder_vhdl".
p, 201 Replace 2LT , 3LT with the following text:

```
entity full_adder_vhdl is
   port (S, C: out Std_Logic; x, y, z: in Std_Logic);
end full_adder_vhdl
```

p.201 3LT At the end of the line insert the following text: **end component;**
p. 201 10LT Replace the line with "**end** Structural".
p. 203 17, 24LT Delete semicolon - Replace " '1'; **else**" with "'1' **else**".
p. 203 1 LB Deletes semicolon - Replace "'0'; **else** " with "'0' **else** z;".
p. 205 7LT Spelling - Replace Prctice with Practice.
p 210 Adjust spacing of relational operators in Table 4.13. The symbols in the row for "Relational" should appear as follows: = /= < <= > >=.
The symbols in the row for Multiplication should appear as follows: . / **mod rem**
p. 211 3LB Replace '0 with "0
Replace 0' with 0".
p. 213 14LB Replace '000' with "000".
p. 215 7LT Delete semicolon - Replace '1';" with "'1'".
p. 217 8LT Delete @.
p. 218 3LT Insert paren - Change "(A **and** B" to "(A **and** B)".
p. 220 13, 12, 11, 10 LB Revise – Replace the text with the following:
when "00" => m_out <= in_0;

when "01" => m_out <= in_1;
when "10" => m_out <= in_2;
when "11" => m_out <= in_3;

p. 220 9LB Replace "m_out = '0'" with "m_out <= '0'".
p. 220 19 LB, 15LB, 14LB Replace "select" with "sel".
p. 220 2, 1 LB Replace the text with the following:
m_out <= in_0 **when** sel = "00" **else**
m_out <= in_1 **when** sel = "01" **else**
p. 221 1,2LT Replace the text with the following:
m_out <= in_2 **when** sel = "10" **else**
m_out <= in_3 **when** sel = "11" **end if;**
p. 222 3LT Insert comma – change "decoded can" to "decoded, can".
p. 223 1, 2LT No bold. In both lines replace "**when case_**" with "**when** case_".
p. 225 In Figure 4.37, 8LT, Replace "t,.m_out" with ", m_out".
p. 227 7LT Change "select" to "sel".
p. 227 In Fig. 4.38, 22LT, replace twoinstances of "selecct" with "sel".
p. 227 1LB, 4LB, 6LB, 8LB Replace "t_select" with "t_sel".
p. 227 In Fig. 4.38, 15LT change "t_select" to "t_sel". In the right-most box change the label "select" to "sel".
p. 227 6LT, 8LT In Fig. 4.38, replace "Some_Design_Unit" with "Design_Unit".
p. 228 1LB Change "select" to "sel".
p. 228 2LB No bold. Change "**mux_2x1_df_vhdl**" to "mux_2x1_df_vhdl".
p. 228 2LT Change "t_select" to "t_sel".
p. 228 6LT Change "Select" to "Sel".
p. 228 7LT, 8LT, 9LT Change "t_select: to "t_sel".
p. 228 14LT, 17LT, 18LY, 21LT to 24LT Change "select" to "sel".
p. 228 4LB Replace "select" with "t_sel".
p. 228 1LB Insert "**end component;**"as a new line below 1LB.
p. 229 3LT Replace t-select" with "t-sel".
p. 229 1LT Replace "**begin**" with "**process begin**".
p. 229 4, 6, 8 LT Replace "**wait"** with "**wait for".**
p. 229 3, 5, 7, 9 LT Replace 0 with '0'
p. 229 3, 5, 9 LT Replace 1 with '1'
p. 229 10 LT Replace "**end** Dataflow;" with "**end process**;".
p. 229 16, 6LB Replace "sequential circuit" with "circuit".
p. 240 1LT Replace "D-subtractor" with "subtractor".
p. 240 In problem 4.27 delete the last sentence (Minimize …).
p. 241 3LB Change "**architecture"** to "**architecture** Behavioral;".
p. 241 1LB Remove bold - Change the line to the following:

Q <= A **when** S = '1' **and** E = '1' **else** '0' **when** S = '0' **and** E = '1' **else** 'z';

p. 241 1LB Insert new line after 1LB:
end Behavioral;
p. 242 2LT Change "16-bit" to "8-bit".

p. 242 Insert the following text after the last sentence of problem 4.51:

Use a 7-bit vector, *Display*, to represent the segments of the display.