
Fsm ps2

The PS/2 mouse protocol sends messages that are three bytes long. However, within a continuous byte stream, it's not obvious where messages start and end. The only indication is that the first byte of each three byte message always has bit[3]=1 (but bit[3] of the other two bytes may be 1 or 0 depending on data).

We want a finite state machine that will search for message boundaries when given an input byte stream. The algorithm we'll use is to discard bytes until we see one with bit[3]=1. We then assume that this is byte 1 of a message, and signal the receipt of a message once all 3 bytes have been received (done).

The FSM should signal done in the cycle immediately after the third byte of each message was successfully received.

Some timing diagrams to explain the desired behaviour



```
module top_module(
    input clk,
    input [7:0] in,
    input reset, // Synchronous reset
    output done); //

reg [1:0] curr_state;
reg [1:0] next_state;
```

```
parameter WAIT = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  parameter S3 = 2'b11;
  // State transition logic (combinational)
  always @(*) begin
    case(curr_state)
       WAIT: next_state = in[3]?S1:WAIT;
       S1 : next_state = S2;
       S2 : next_state = S3;
       S3 : next_state = in[3]?S1:WAIT;
    endcase
  end
  // State flip-flops (sequential)
  always @(posedge clk)begin
    if(reset)begin
       curr_state <= WAIT;
    end
    else begin
       curr_state <= next_state;</pre>
    end
  end
  // Output logic
  assign done = (curr_state == S3);
endmodule
```


Fsm ps2data

See also: PS/2 packet parser.

Now that you have a state machine that will identify three-byte messages in a PS/2 byte stream, add a datapath that will also output the 24-bit (3 byte) message whenever a packet is received (out_bytes[23:16] is the first byte, out_bytes[15:8] is the second byte, etc.).

out_bytes needs to be valid whenever the done signal is asserted. You may output anything at other times (i.e., don't-care).

For example:



```
module top_module(
  input clk,
  input [7:0] in,
  input reset, // Synchronous reset
  output [23:0] out bytes,
  output done); //
  reg [1:0] curr state;
  reg [1:0] next_state;
  parameter WAIT = 2'b00;
  parameter S1 = 2'b01;
  parameter S2 = 2'b10;
  parameter S3 = 2'b11;
  // State transition logic (combinational)
  always @(*) begin
    case(curr state)
       WAIT: next_state = in[3]?S1:WAIT;
       S1 : next_state = S2;
       S2 : next_state = S3;
       S3 : next_state = in[3]?S1:WAIT;
    endcase
  end
  // State flip-flops (sequential)
  always @(posedge clk)begin
     if(reset)begin
```

```
curr_state <= WAIT;
    end
    else begin
       curr_state <= next_state;</pre>
    end
  end
  // Output logic
  assign done = (curr_state == S3);
  // New: Datapath to store incoming bytes.
  reg [7:0] out_2316;
  reg [7:0] out_1508;
  reg [7:0] out_0700;
  always @(posedge clk)begin
    if(reset)begin
       out_2316 <=8'b0;
    end
    else if ((curr_state==WAIT|curr_state==S3) & next_state==S1)begin
       out_2316 <=in;
    end
  end
  always @(posedge clk)begin
    if(reset)begin
       out_1508 <=8'b0;
    end
    else if (curr_state==S1)begin
       out_1508 <=in;
    end
  end
  always @(posedge clk)begin
    if(reset)begin
       out_0700 <=8'b0;
    else if (curr_state==S2)begin
       out_0700 <=in;
    end
  end
  assign out_bytes = done?{out_2316,out_1508,out_0700}:24'b0;
endmodule
```