Exams/2014 q3bfsm

Given the state-assigned table shown below, implement the finite-state machine. Reset should reset the FSM to state 000.

Present state y[2:0]	Next state Y[2:0]		Outrot -
	x=0	x=1	Output z
000	000	001	0
001	001	100	0
010	010	001	0
011	001	010	1
100	011	100	1

有沒有刻過印章, 看著刻就對了。

```
module top_module (
  input clk,
  input reset, // Synchronous reset
  input x,
  output z
  parameter S0=3'b000;
  parameter S1=3'b001;
  parameter S2=3'b010;
  parameter S3=3'b011;
  parameter S4=3'b100;
  reg [2:0] curr_state;
  reg [2:0] next_state;
  always @ (posedge clk)begin
     if(reset)begin
       curr state <= S0;
     end
     else begin
       curr_state<= next_state;</pre>
     end
  end
  always @ (*) begin
     case(curr state)
       S0: next_state = x? S1: S0;
       S1: next_state = x? S4: S1;
       S2: next_state = x? S1: S2;
       S3: next_state = x? S2: S1;
       S4: next state = x? S4: S3;
       default: next_state = curr_state;
```

```
endcase
end
assign z = (curr_state == S3) | (curr_state== S4);
endmodule
```