


Addition & Subtraction with Signed Magnitude Data

Operation	Addition	Subtract Magnitudes		
	Add Magnitudes	when A>B	when A<B	when A=B
(+A) + (+B)	+ (A+B)	+ (A-B)	- (B-A)	+ (A-B)
(+A) + (-B)	- (A+B)	- (A-B)	+ (B-A)	+ (A-B)
(-A) + (+B)	- (A+B)	+ (A-B)	- (B-A)	+ (A-B)
(-A) + (-B)	- (A+B)	- (A-B)	+ (B-A)	+ (A-B)
(+A) - (+B)	+ (A+B)	+ (A-B)	- (B-A)	+ (A-B)
(+A) - (-B)	- (A+B)	- (A-B)	+ (B-A)	+ (A-B)
(-A) - (+B)	- (A+B)	+ (A-B)	- (B-A)	+ (A-B)
(-A) - (-B)	- (A+B)	- (A-B)	+ (B-A)	+ (A-B)

Hardware for Addition and Subtraction



As Sign of A

Bs Sign of B


As & A Accumulator

AVF Overflow bit for A+B



E Output carry for parallel Adder

Flow chart

Subtract operation




Addition operation



Look Ahead Carry Adder

4 Bit Adder



The n bit adder above is called a ripple-carry adder as the carry c_i need to be passed on through all lower bits to complete the sums for the higher bits. Recall the logic operations in the i th full adder.


Logical operations in Adder

$$C_{i+1} = x_i y_i + x_i c_i + y_i c_i \quad (2 \text{ Gate Delays})$$

$$S_i = x_i \bar{y}_i \bar{c}_i + x_i y_i \bar{c}_i + \bar{x}_i y_i c_i + \bar{x}_i \bar{y}_i c_i \quad (3 \text{ Gate Delays})$$


Delay in Ripple carry adder

- There is a very long path from A, B, C_I and C_O to S_3
- For an n -bit ripple carry adder, the longest path has $2n+1$ gates.



Total Gate Delay = 9 Gates

* A faster way to Compute carry outs



A_i^0	B_i^0	C_i^0	C_{i+1}^0
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Algebraic Carrying Out


$$C_1 = g_0 + p_0 c_0$$

$$\begin{aligned}C_2 &= g_1 + p_1 C_1 \\&= g_1 + p_1(g_0 + p_0 c_0) \\&= g_1 + p_1 g_0 + p_1 p_0 c_0\end{aligned}$$

$$\begin{aligned}C_3 &= g_2 + p_2 C_2 \\&= g_2 + p_2(g_1 + p_1 g_0 + p_1 p_0 c_0) \\&= g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0\end{aligned}$$

$$\begin{aligned}C_4 &= g_3 + p_3 C_3 \\&= g_3 + p_3(g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0) \\&= g_3 + p_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0\end{aligned}$$


Carry Look-ahead Logic



Signed Multiplication

H/W for Binary Multiplication

[Bs]



- Multiplier stored in **Q register**
- Sign of multiplier in **Q_s**
- Sequence counter initially set to a value equal to no. of bits in multiplier
- Multiplicand stored in **B**.
- **Q_n** is the rightmost bit of the multiplier which must be inspected next
- final product in **EAQ** register.

Multiply operation Date _____
 Page No. _____

Multiplicand in B
 Multiplier in Q

$A_S \leftarrow Q_S \oplus B_S$
 $Q_S \leftarrow Q_S \oplus B_S$
 $A \leftarrow 0, E \leftarrow 0$
 $SC \leftarrow n$

Q_m

$EA \leftarrow A + B$

Shr EAQ

$SC \leftarrow SC - 1$

$\neq 0$ SC $= 0$

PRODUCT in AD

Flow chart for binary multiplication


Example $23 \times 19 = 437$

Multiplicand $= B = 10111$	E	A	Q	SC
Multiplicand in Q	0	00000	10011	101
$Q_{n=1}$; add B		<u>10111</u>		
First partial product	0	10111		
Shift right EAQ	0	01011	11001	100
$Q_{n=1}$; add B		<u>10111</u>		
Second partial product	1	0010		
Shift right EAQ	0	10001	01100	011
$Q_{n=0}$; Shift right EAQ	0	01000	10110	010
$Q_{n=0}$; Shift right EAQ	0	00100	01011	001
$Q_{n=1}$; add B		<u>10111</u>		
Fifth partial Product	0	11011		
Shift EAQ	0	01101	10101	000

Final Product in AQ = 0110110101

Booth Multiplier

Hardware for Booth Algorithm




The sign bits are not separated from the rest of registers.

Q_n is the LSB of the multiplier in register QR

Q_{n+1} is an extra flip-flop appended to QR to facilitate a double bit inspection of the multiplier.

Flow chart for Booth Algorithm



Date _____

Page No. _____

Example. $(-9) \times (-13) = +117$ for $n=5$

$BR = 10111$ (Negative so in 2's Complement)

$BR+1 = 01001$

Qn Ans

AC

QR

Q_{rel}

SC

Initial

00000

10011

0

101

1 0

Subtract BR

01001

01001

1 1

ashr

00100

11001

1

100

0 1

Add BR

10111

11001

0 0

ashr

11100

10110

0

010

1 0

Subtract BR

01001

00111

ashr

00011

10101

1

000


Taksavimanya

+117

Binary Division

Division of unsigned Binary Integers.

- can be implemented by shift and subtract.
- The multiplication hardware can be used for the division as well.



$$\text{Dividend} = \text{Quotient} * \text{Divisor} + \text{Remainder}$$

Algorithms for Division

The restoring division algorithms:

St: Do n times

- Shift A and Q left one binary position
- Subtract M from A, placing the answer back in A
- If the sign of A is 1, set go to 0 and add M back to A (restore A); otherwise, set go to 1.

Restoring Division Example

$$11 \overline{)1000}$$

11
—
10

Initially 00000 1000 }

00011

Shift 00001 000□ }

Subtract 11101

$$\underline{11101}$$

Set go 01110

Restore 11

$$\underline{00001}$$

00010 }

first cycle

Shift 00010 000□ }

Subtract 11101

$$\underline{11101}$$

Set go 01111

Restore 11

$$\underline{00010}$$

00010 }

Second cycle

Shift 00100 000□ }

Subtract 11101

$$\underline{11101}$$

Set go 00001

Shift 00010 0001 }

$$\underline{11101}$$

Subtract 11101

$$\underline{11101}$$

Set go 01111

Restore 11

$$\underline{00010}$$

00110 }

Third cycle

Fourth cycle

Remainder

Quotient


Non-Restoring Division

- STEP 1: Do n Times
 - If the sign of A is 0, shift A and Q left one binary position and subtract M from A
 - Otherwise, Shift A and Q left and add M to A. If the sign of A is 0, set Q_0 to 1; otherwise set Q_0 to 0.
- STEP 2: If the sign of A is 1, add M to A again. for same 2/3

Initially	00000	1000	7
Shift	00001	000□	First cycle
Subtract	<u>11101</u>		
Set q_0	<u>01110</u>	000 <u>0</u>	
Shift	11100	000□	Second cycle
Subtract ADD	<u>00011</u>		
Set q_0	<u>01111</u>	000 <u>0</u>	
Shift	11110	000□	Third cycle
Add	00011		
Set q_0	<u>00001</u>	000 <u>1</u>	
Shift	00010	001□	Fourth cycle
Subtract	<u>11101</u>		
Set q_0	<u>01111</u>	001 <u>0</u>	
Quotient			

Step 2

Add $\frac{11111}{00011}$
 $\overline{00010} \leftarrow \text{Remainder}$

Floating Point Arithmetic OperationsFloating Point Registers

Floating Point Addition and Subtraction
Registers:


- $AC \leftarrow AC + BR$
- $AC \leftarrow AC - BR$

Algorithms

1. check for zeros
2. Align the mantissas
3. Add or subtract the mantissas
4. Normalize the result.


Flow chart for addition and subtraction:

Add or Subtract



Floating Point Multiplication

multiply




Lecture - 16

Date. _____

Page No. _____

IEEE Standard for Floating point Numbers. IEEE 754

Part of Floating point Numbers.



Floating Point Number should be In Normalized form.

Example :

2.0×10^{-9} Normalized

0.2×10^{-8} Not-Normalized

20.0×10^{-10} Not-Normalized

Binary Numbers in Normalized form

Ex: 101000000000000

$= 1.101_2$

Biased Exponent


When we store any number then we need

2 bits for storing sign of mantissa and exponent. If we biased a number then exponent should be positive and we always store it as positive.

IEEE 754 standard Represent Floating point Numbers in single precision or in double precision

1. Single precision

$$\boxed{\text{Value} = N = (-1)^S \times 2^{E-127} \times (1.M)}$$



$$0 < E < 255$$

$$e = E - 127$$

Actual exponent

2. Double precision

$$\boxed{\text{Value} = N = (-1)^S \times 2^{E-1023} \times (1.M)}$$

