## CS103 – Monsoon 2018 — Homework 4

## Neeraj Pandey

Collaborators: None

Question 1: Consider an unpipelined or single-stage processor design like the one discussed in class. At the start of a cycle, a new instruction enters the processor and is processed completely within a single cycle. It takes 1500 ps to navigate all the circuits. Therefore, for this design to work, the cycle time has to be at least 1500 picoseconds.

(a) What is the clock speed of this processor?

Solution (a): There are 1500ps in 1 cycle

$$= 1500 * 10 sec$$

$$= \frac{10^{12}}{1500}$$

$$= \frac{10^{10}}{15}$$

$$= \frac{2}{3} * 10^{9}$$

$$\implies 0.666 * 10^{9} Hz$$

(b) What is the CPI of this processor, assuming that every load/store instruction finds its instruction/data in the instruction or data cache (memory)?

**Solution (b):** Average CPI is 1 because each instruction takes only 1 instruction to run.

(c) What is the throughput of this processor (in billion instructions per second)? **Solution (c):** 1 instruction takes 1500ps

$$1500 * 10^{-12} * 10^{9}$$

$$= 1500 * 10^{-3}$$

$$= 1.5 \text{ sec} = 1 \text{ Billion instructions}$$

$$\implies 1 \text{sec} = \frac{10^{9}}{1.5}$$

= 0.0666 billion instructions per second

Question 2: The processor in Q1 above is converted into a 5-stage pipeline, similar to the one discussed in class. It takes 300 ps to navigate the circuits in each stage. Assume that latches do not introduce a noticeable overhead.

(a) What is the clock speed of this processor? **Solution (a):** 1 cycle = 300ps

$$= 300 * 10^{-12}$$

$$\implies 1 \sec = \frac{10^{12}}{300}$$

$$= 3.3 * 10^{9} \text{ Hz}$$

(b) What is the CPI of this processor, assuming that every load/store instruction finds its instruction/data in the instruction or data cache, and there are no stalls from data/control/structural hazards?

**Solution (b):** The CPI is 1 as one instruction is finished in 1 cycle.

(c) What is the throughput of this processor (in billion instructions per second)?

Solution (c): 1 instruction completes 1 cycle of the processor. Therefore, throughput of the processor:

Question 3: Show how the following four instructions move through each stage of the five stage pipeline, similar to the example discussed in class. Assume that this pipeline does not support any bypassing. Make sure the decode stage does not advance an instruction through the pipeline unless all data dependencies are correctly resolved. Assume that register reads and writes take half a cycle each, with the same convention as discussed in class.

Solution 3:

Question 4: Identify all data dependencies between these instructions. Assume that your processor has a 5 stage pipeline that does not support bypassing. Also assume that both memory reads and writes take one full cycle. Show the flow of these instructions through the 5 stage pipeline. How many cycles will it take to execute all these instructions? Show your work.

Solution: 4

IM	$\operatorname{Reg}\mathbf{R}$	ALU	DM	Reg W
I1				
I2	I1			
I3	I2	I1		
I3	I3	I2	I1	
<b>I</b> 4	I3		I2	I1
	I3			I2
	I4	I3		
		<b>I</b> 4		
			I3	
			<b>I</b> 4	I3
			I4	

IM	$\operatorname{Reg} R$	ALU	DM	Reg W
I1				
I2	I1			
I3	I2	I1		
<b>I</b> 4	I3	I2	I1	
<b>I</b> 4	I3			I1
<b>I</b> 4	I3			I2
<b>I</b> 4	I3			
	<b>I</b> 4	I3		
		I4	I3	
			I4	I3
			I4	

Question 5: In a 5 stage pipeline, assume the presence of a control instruction, bne, which has the following format: bne t0,t1, 1024. The pipeline has been designed such that you are able to find out that t0andt1 are either equal or not only at the end of the ALU stage. Additionally, you are able to calculate the target of the branch (PC+1024) only at the end of the Data Memory stage. In this case, how many instructions will need to be squashed because of these assumptions? Give reasons for your claim.

**Solution:** We are able to know that the t0 and t1 are not equal and at the fourth cycle, the counter changes for the program and the fifth cycle starts at the branch (PC + 1024). So, 4 instructions need to be squashed.

## Question 6:

- (a) What is the cycle time of both processors?
   Solution (a): P1 cycle time = 450 + 20 ps ⇒ 470ps
   and P2 cycle time = 620 + 20 ps ⇒ 640ps
- (b) What is the latency of executing a single instruction on P1 and P2? **Solution (b):** For one second: Latency of P1 =  $5 * 470 \text{ ps} \implies 2350 \text{ps}$  and Latency of P2 =  $5 * 640 \implies 3200 \text{ps}$
- (c) What is the maximum possible throughput for each processor, assuming ideal conditions? **Solution (c):** Throughput for P1 =  $\frac{1}{470 \text{ ps}} = \frac{10^{12}}{470} \implies 2.1 * 10^9 instructions$  and Throughput for P2 =  $1 \frac{1}{640 \text{ ps}} = \frac{10^{12}}{640} \implies 1.5 * 10^9 instructions$
- (d) Which one is faster? Explain briefly.

  Solution (d): The cycle time of P1 is less than that of P2, which allows the 5th pipleline in P1 to finish first. Therefore, P1 is faster than P2.