### **MAIN CODE:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity asd is
 Port (a: in STD_LOGIC_VECTOR (3 downto 0);
 b: in STD_LOGIC_VECTOR (3 downto 0);
 m: in STD_LOGIC_VECTOR (2 downto 0);
 y: out STD_LOGIC_VECTOR (3 downto 0));
end asd;
architecture Behavioral of asd is
begin
process(a,b,m)
begin
case m is
when "000"=> y <= a+b;
when "001"=> y <= a-b;
when "010"=> y \le a and b;
when "011"=> y <= a or b;
when "100"=> y <= a nand b;
when "101"=> y <= a nor b;
when "110"=> y \le a \text{ xor } b;
when "111"=> y \le a;
when others => y \le 0000";
end case:
end process;
end Behavioral;
```

### **TEST BENCH:**

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
USE ieee.numeric_std.ALL;
ENTITY ertrt vhd IS
END ertrt vhd;
ARCHITECTURE behavior OF ertrt_vhd IS
 -- Component Declaration for the Unit Under Test (UUT)
 COMPONENT asd
 PORT(
   a: IN std_logic_vector(3 downto 0);
   b: IN std_logic_vector(3 downto 0);
   m: IN std_logic_vector(2 downto 0);
   y: OUT std_logic_vector(3 downto 0)
   );
END COMPONENT;
 --Inputs
 SIGNAL a : std_logic_vector(3 downto 0) := (others=>'0');
 SIGNAL b : std_logic_vector(3 downto 0) := (others=>'0');
 SIGNAL m : std_logic_vector(2 downto 0) := (others=>'0');
 --Outputs
 SIGNAL y : std_logic_vector(3 downto 0);
BEGIN
 -- Instantiate the Unit Under Test (UUT)
 uut: asd PORT MAP(
     a \Rightarrow a
     b \Rightarrow b.
     m => m,
     y \Rightarrow y
 );
 tb: PROCESS
 BEGIN
   -- Wait 100 ns for global reset to finish
   wait for 100 ns;
   a<="1000";
   b<="0100";
```

```
m \le "000";
   wait for 100 ns;
a<="1000";
   b<="0100";
   m<="001";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m<="010";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m < = "011";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m<="100";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m \le "101";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m<="110";
   wait for 100 ns;
   a<="1000";
   b<="0100";
   m<="111";
   wait for 100 ns;
   wait; -- will wait forever
END PROCESS;
END;
```

# **Final Results:**

RTL Top Level Output File Name : asd.ngr

Top Level Output File Name : asd

Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : NO

**Design Statistics** 

# IOs : 15


Cell Usage:

# BELS : 33 # LUT2 : 1 # LUT3 : 16 LUT4 # : 4 MUXF5 : 8 # MUXF6 : 4 # # IO Buffers : 15 :11 # **IBUF** : 4 **OBUF** #

# TEST BENCH WAVEFORM:

| Now:<br>900 ns<br>⊕ (a[3:0] | 8     | 0 ns                | 180<br> | 360 ns  | 541<br>       <br>  8 | 0     | 720 ns  | 900<br> |
|-----------------------------|-------|---------------------|---------|---------|-----------------------|-------|---------|---------|
|                             | 4     |                     |         |         | 4                     |       |         |         |
| ⊕ <b>(</b> b[3:0]           |       | <u> </u>            |         |         |                       |       |         |         |
| ⊕ 💸 m[2:0]                  | 0     | (0                  | X_1     | X_2_X   | 3X4                   | 1 X 5 | _X_6_X_ | 7       |
| ⊞ 🔀 y[3:0]                  | 12    | $\langle 0 \rangle$ | 12 X 4  | I X O X | 12 \ 1                | 5 \ 3 | X 12 X  | 8       |
|                             |       |                     |         |         |                       |       |         |         |
| <                           | <   > |                     |         |         |                       |       |         |         |

## **SIMULATION:**



### **MAIN CODE:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity qwedweer is
 Port (d: in STD_LOGIC_VECTOR (3 downto 0);
   clk: in STD_LOGIC;
   rst : in STD_LOGIC;
   q:inout STD_LOGIC_VECTOR (3 downto 0);
   m: in STD_LOGIC_VECTOR (1 downto 0));
end qwedweer;
architecture Behavioral of qwedweer is
signal lsbin,msbin:std_logic;
signal clk_divider: std_logic_vector(23 downto 0);
begin
process(clk,rst)
begin
if rst='1' then
q \le "0000";
elsif clk'event and clk='1' then
if clk divider<x"3fffff" then
clk_divider<= clk_divider +'1';
else
clk_divider<=x"000000";
msbin < = d(3);
lsbin <= d(0);
case m is
when "00"=> q <= d;
when "01"=> q \le q (2 \text{ downto } 0) lsbin;
when "10"=> q <= msbin & q(3 downto 1);
when others=> q \le 0000";
```

end case; end if; end if; end process; end Behavioral;

### FINAL RESULT:

RTL Top Level Output File Name : qwedweer.ngr

Top Level Output File Name : qwedweer

Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : NO

**Design Statistics** 

# IOs : 12

Cell Usage:

# BELS : 99 # GND : 1 # INV : 3

# LUT2 :1

# LUT2\_D :1

# LUT2\_L : 25

# LUT3 :4

# LUT4 : 4 # LUT4\_L : 5

# MULT\_AND : 1

# MUXCY : 30

# VCC :1

# XORCY : 23

# 30


FlipFlops/Latches

# FDCE : 4 # FDE : 26

# Clock Buffers : 1

# BUFGP : 1
# IO Buffers : 11
# IBUF : 7
# OBUF : 4

# RTL SCHEMATIC:



### **MAIN CODE:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity pppp is
 Port ( clk : in STD_LOGIC;
 en: in STD LOGIC;
 din: in STD LOGIC VECTOR (7 downto 0);
 dout : out STD_LOGIC_VECTOR (7 downto 0);
 full : out STD_LOGIC;
 empty : out STD_LOGIC);
end pppp;
architecture Behavioral of pppp is
type mem is array (0 to 255)of std_logic_vector(7 downto 0);
signal memory:mem;
signal readptr, writep tr:std_logic_vector(7 downto 0);
SIGNAL CLK_DIVIDER :std_logic_vector(23 downto 0);
begin
process(clk)
begin
if clk' event and clk='1' then
if clk_divider < x"7ffffff" then
clk_divider<= clk_divider +'1';
else
clk_divider<= x"000000";
if en='1' then
dout<=memory(conv_integer(readptr));</pre>
readptr<=readptr+'1';
else memory(conv_integer(writeptr))<=din;</pre>
```

```
writeptr<=writeptr+'1';</pre>
end if;
if writeptr="11111111" then
full<='1';
writeptr<="00000000";
else full<='0';
end if:
if writeptr="00000000" then
empty<='1';
else empty<='0';
end if;
end if:
end if;
end process;
end Behavioral;
FINAL RESULT:
RTL Top Level Output File Name: pppp.ngr
Top Level Output File Name:
Output Format: NGC
Optimization Goal: Speed
Keep Hierarchy:
                 NO
Design Statistics
# IOs 20
Cell Usage
# BELS
                       : 118
#
    GND
                       : 1
#
    INV
                      : 5
#
    LUT1
                       :11
#
    LUT1 L
                        : 12
#
    LUT2
                       : 8
#
    LUT2_D
                         : 1
#
    LUT2_L
                        : 3
#
                       : 2
    LUT3
#
    LUT3_L
                       : 3
#
    LUT4
                       : 9
                       : 9
#
    LUT4_L
#
    MUXCY
                         : 30
#
    VCC
                       : 1
```

```
: 23
: 42
    XORCY
#
# FlipFlops/Latches
#
   FDE
                    : 10
#
   FDR
                    : 24
   FDRE
                    : 8
#
                     : 1
# RAMS
   RAMB16_S9_S9
                         : 1
# Clock Buffers
                     : 1
   BUFGP
                     : 1
# IO Buffers
                    : 19
   IBUF
                    : 9
#
   OBUF
                    : 10
#
```

### **MAIN CODE:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity fiffo is
Port (din: in STD_LOGIC_VECTOR (7 downto 0);
 clk: in STD_LOGIC;
 en : in STD_LOGIC;
 full: out STD_LOGIC;
 empty : out STD_LOGIC;
 dout : out STD_LOGIC_VECTOR (7 downto 0));
end fiffo;
architecture Behavioral of fiffo is
type mem is array(0 to 255)of std_logic_vector(7 downto 0);
signal memory:mem;
signal readptr, writeptr: std_logic_vector(7 downto 0);
signal clk_divider:std_logic_vector(23 downto 0);
begin
process(clk)
begin
if clk' event and clk='1' then
if clk_divider< x"0fffff" then
clk_divider<= clk_divider+'1';
else
clk_divider <= x"000000";
if en='1' then
memory (conv_integer(writeptr))<= din;</pre>
writeptr <= writeptr+'1';</pre>
else
dout<= memory(conv_integer(readptr));</pre>
readptr<= readptr+'1';
end if:
```


```
if readptr="1111111" then
readptr <= "00000000";
end if:
if writeptr="11111111" then
writeptr <= "00000000";
full <='1';
else
full<='0';
end if;
if writeptr= "00000000" then
empty<='1';
else
empty<='0';
end if;
end if;
end if;
end process;
end Behavioral;
FINAL RESULT:
RTL Top Level Output File Name
                                     pppp.ngr
Top Level Output File Name:
                                     fiffo
Output Format:
                                  NGC
Optimization Goal
                                  : Speed
Keep Hierarchy:
                                    NO
Design Statistics
# IOs
                                  20
Cell Usage:
# BELS
                                      : 118
#
    GND
                                  : 1
#
    INV
                                  : 3
#
    LUT1
                                      : 11
#
    LUT1_L
                                  : 12
#
    LUT2
                                      : 8
#
    LUT2_D
                                      : 2
                                      : 3
#
    LUT2_L
#
                                      : 2
    LUT3
                                      : 2
#
    LUT3_L
#
                                      : 11
    LUT4
    LUT4_L
                                      : 10
```

# MUXCY : 29 # VCC : 1 # XORCY : 23


# FlipFlops/Latches : 42

FDE # : 2 : 24 # FDR : 16 # **FDRE** # RAMS : 1 : 19 RAMB16\_S9\_S # Clock Buffers : 1 **BUFGP** : 1 # # IO Buffers : 19 # **IBUF** : 9 **OBUF** : 10 #

### **RTL SCHEMATIC:**



#### **PIN PACKAGE:**




### **TEST BENCH:**

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std logic unsigned.all;
USE ieee.numeric_std.ALL;
ENTITY xyz_vhd IS
END xyz_vhd;
ARCHITECTURE behavior OF xyz_vhd IS
       -- Component Declaration for the Unit Under Test
       (UUT) COMPONENT pppp
       PORT(
             clk: IN std_logic;
             en: IN std_logic;
             din : IN std_logic_vector(7 downto 0);
             dout : OUT std_logic_vector(7 downto 0);
             full: OUT std_logic;
             empty : OUT std_logic
       END COMPONENT;
       --Inputs
       SIGNAL clk : std_logic := '0';
       SIGNAL en : std_logic := '0';
       SIGNAL din: std_logic_vector(7 downto 0) := (others=>'0');
       --Outputs
       SIGNAL dout : std_logic_vector(7 downto 0);
       SIGNAL full: std_logic;
       SIGNAL empty : std_logic;
BEGIN
       -- Instantiate the Unit Under Test
       (UUT) uut: pppp PORT MAP(
             clk => clk, en
             => en, din =>
             din, dout =>
             dout, full =>
             full, empty =>
             empty
```

```
);
tb:
process
begin
clk<='0';
wait for 25 ns;
clk<='1';
wait for 25 ns;
end process;
process
begin
       -- Wait 100 ns for global reset to
       finish wait for 100 ns;
       en<='0';
       din<="11111000";
       wait for 100 ns;
       din<="11110000";
       wait for 100 ns;
       din<="11100000";
       wait for 100 ns;
       din<="11000000";
       wait for 100 ns;
       din<="10000000";
       wait for 100 ns;
       en<='1';
       wait; -- will wait forever
END process;
```

### **TEST BENCH WAVEFORM:**



### **MAIN CODE:**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity keypad is
Port ( rst : in STD_LOGIC;
clk : in STD_LOGIC;
row: in STD_LOGIC_VECTOR (3 downto 0);
column: out STD LOGIC VECTOR (3 downto 0);
data: out STD_LOGIC_VECTOR (3 downto 0));
end keypad;
architecture Behavioral of keypad is
type state_type is(co1,co2,co3,co4);
signal coltest: state type:= co1;
begin
process(clk,rst)
begin
if rst='1'then
coltest <= co1;
column <= "1110";
data <="0001";
elsif clk' event and clk='1' then
case coltest is
when co1 => column <= "1110";
case row is
when"1110"=> data <= "0001";
when"1101"=> data <= "0100";
when"1011"=> data <= "0111";
when"0111"=> data <= "1110";
when others \Rightarrow coltest \iff co2;
column <="1101";
end case:
when co2 => column <= "1101";
case row is
when"1110"=> data <= "0010";
when"1101"=> data <= "0101";
when"1011"=> data <= "1000";
when"0111"=> data <= "0000";
```

```
when others \Rightarrow coltest \iff co3;
column <="1011";
end case;
when co3=> column <="1011";
case row is
when"1110"=> data <= "0011";
when"1101"=> data <= "0110";
when"1011"=> data <= "1001";
when"0111"=> data <= "1111";
when others \Rightarrow coltest \iff co4;
column <="0111";
end case;
when co4=> column <="0111";
case row is
when"1110"=> data <= "1010";
when"1101"=> data <= "1011";
when"1011"=> data <= "1100";
when"0111"=> data <= "1101";
when others => coltest <= co1;
column <="1110";
end case;
end case;
end if;
end process;
end Behavioral;
```

### FINAL RESULT:

RTL Top Level Output File Name : keypad.ngr

Top Level Output File Name : keypad

Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : NO

**Design Statistics** 

# IOs : 14

Cell Usage:

# BELS : 30

# INV :1

# LUT2 :4

# LUT2\_L :1

# LUT3 :1

# LUT3\_L : 5

# LUT4 : 12

# LUT4\_L : 6

# FlipFlops/Latches 10

# FDC : 4

# FDCE : 2

# FDP :4

# Clock Buffers : 1


# BUFGP :1

# IO Buffers : 13

# IBUF :5


# OBUF :8


## RTL SCHEMATIC:



# EXPERIMENT No. 06(A)


# 1. CMOS without Capacitor






## EXPERIMENT No. 06(A)


## 2. CMOS with Capacitor




## EXPERIMENT No. 06(B)


### **NOR: WITHOUT CAPACITOR**






## **NOR: WITH CAPACITOR**







## NAND: WITHOUT CAPACITOR







## NAND: WITH CAPACITOR







# EXPERIMENT No. 06(C)





### **HALF ADDER:**








## **VERILOG:**


# 🎇 Verilog, Hierarchy and Netlist Verilog | Hierarchy | Netlist | Critical path | // DSCH 3.1 // 7/24/2017 9:32:30 AM // example module example( A,B,out1,out2); input A,B; output out1,out2; wire ; xor #(2) xor2\_1(out1, A, B); and #(2) and2\_2(out2,B,A); endmodule // Simulation parameters in Verilog Format always #200 A=~A; #400 B=~B; // Simulation parameters // A CLK 1 1 // B CLK 2 2


## MUX 2:1:











## **D FLIP FLOP**

