

Proyecto-ARCH





Lapa Romero, Julisa 100% Calixto Rojas, Neftali 100%

Prof: Jorge Luis Gonzalez Reaño





<u>Índice</u>

- 1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms Tablas.





<u>Índice</u>

- 1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms Tablas.
- 2. MIPS Multi Cycle Processor Controller
 - a. Implementación del Control Unit
 - b. Waveforms Tablas





<u>Índice</u>

- 1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms Tablas.
- 2. MIPS Multi Cycle Processor Controller
 - a. Implementación del Control Unit
 - b. Waveforms Tablas
- 3. MIPS Multi Cycle Processor Datapath
 - a. Módulos
 - b. Implementación del Datapath
 - c. Waveforms Tablas





MIPS Single Cycle





MIPS

Single

Cycle

```
module maindec(input [5:0] op.
                                           memtoreq, memwrite,
                                           branch, alusrc,
                                           regdst, regwrite,
                                           jump,
                             output [1:0] aluop):
                reg [8:0] controls;
                assign {regwrite, regdst, alusrc,
                        branch, memwrite,
                       memtoreg, jump, aluop} = controls;
module Alu (A,
 input [31:0] always @* begin
                  case(op)
 input [3:0]
                   6'b000000: controls <= 9'b110000010; //Rtype
                    6'b100011: controls <= 9'b101001000: //LW
 output zero:
                    6'b101011: controls <= 9'b001010000; //SW
 wire [31:0]
                    6'b000100: controls <= 9'b000100001; //BEQ
 Aritmetic Ar
                   6'b000101: controls <= 9'b000100001; //BNE
                    6'b001000: controls <= 9'b101000000; //ADDI
                   6'b000010: controls <= 9'b000000100: //1
                  6'b001101: controls <= 9'b101000011; //ORI
                   default: controls <= 9'bxxxxxxxxxx; //???
 Logic Log (.
           .Al endmodule
 assign Result = AluOp[2]? Logic : Aritm;
 assign zero = ~(| Result);
```



```
module maindec(input [5:0] op.
                                         memtorea, memwrite,
                                         branch, alusrc,
                                         regdst, regwrite,
                                         jump,
                                  [1:0] aluop):
               reg [8:0] controls;
               assign {regwrite, regdst, alusrc, module aludec(input
                                                                       [5:0] funct,
                      branch, memwrite,
                                                                       [1:0] aluop,
                      memtoreg, jump, aluop} = co
                                                               output reg [3:0] alucontrol);
module Alu (A.
 input [31:0] always @* begin
                                                  always @* begin
                 case(op)
 input [3:0]
                                                    case(aluon)
                  6'b000000: controls <= 9'b11000
                                                      2'b00: alucontrol <= 4'b0000; // add
                  6'b100011: controls <= 9'b10100
 output zero:
                                                      2'b01: alucontrol <= 4'b0010; // sub
                  6'b101011: controls <= 9'b0010:
                                                      2'b11: alucontrol <= 4'b0101; // or
                  6'b000100: controls <= 9'b00010
 Aritmetic Ar
                  6'b000101: controls <= 9'b00010
                  6'b001000: controls <= 9'b10100
                                                      default: case(funct)
                  6'h000010: controls <= 9'h00000
                                                          6'b100000: alucontrol <= 4'b0000; // ADD
                 6'b001101: controls <= 9'b1010(
                                                          6'b100010: alucontrol <= 4'b0010; // SUB
                  detault: controls <= 9'bxxxxx
                                                          6'b100100: alucontrol <= 4'b0100: // AND
 Logic Log (.
                                                           6'b100101: alucontrol <= 4'b0101; // OR
                                                           6'b100111: alucontrol <= 4'b0111; // NOR
                                                          6'b100110: alucontrol <= 4'b0110; // XOR
                                                          6'b101010: alucontrol <= 4'b1010; // SLT
                                                                      alucontrol <= 4'bxxxx: // ???
 assign Result = AluOp[2]? Logic : Aritm;
 assign zero = ~(| Result);
```



MIPS Single Cycle

```
module maindec(input [5:0] op.
                                                                        module controller(input [5:0] op. funct.
                                         memtorea, memwrite,
                                         branch, alusrc,
                                                                                                        memtoreg, memwrite,
                                         regdst, regwrite,
                                                                                                        pcsrc, alusrc,
                                         jump,
                                                                                                        regdst, regwrite,
                                   [1:0] aluop):
                                                                                                        iump.
                                                                                          output [3:0] alucontrol):
               reg [8:0] controls;
                                                                          wire [1:0] aluop;
               assign {regwrite, regdst, alusrc, module aludec(input
                       branch, memwrite,
                                                                          maindec md(op, memtoreg, memwrite, branch,
                      memtoreg, jump, aluop} = co
                                                                                     alusrc, readst, reawrite, jump,
                                                                                     aluop);
module Alu (A.
 input [31:0] always @* begin
                                                                          aludec ad(funct, aluop, alucontrol);
                                                   always @* begin
                 case(op)
  input [3:0]
                                                     case(aluon)
                   6'b000000: controls <= 9'b11000
                                                                          assign pcsrc = branch & ((op == 6'b000101)? ~zero : zero);
                                                       2'b00: alucontr
                   6'b100011: controls <= 9'b10100
 output zero:
                                                       2'b01: alucontroi <= 4 puulu; // sup
                   6'b101011: controls <= 9'b0010:
 wire [31:0]
                                                      2'b11: alucontrol <= 4'b0101; // or
                   6'b000100: controls <= 9'b00010
 Aritmetic Ar
                   6'b000101: controls <= 9'b00010
                   6'b001000: controls <= 9'b10100
                                                       default: case(funct)
                  6'h000010: controls <= 9'h00000
                                                           6'b100000: alucontrol <= 4'b0000; // ADD
                 6'b001101: controls <= 9'b1010(
                                                           6'b100010: alucontrol <= 4'b0010; // SUB
                  detault: controls <= 9'bxxxxx
                                                           6'b100100: alucontrol <= 4'b0100: // AND
 Logic Log (
                                                           6'b100101: alucontrol <= 4'b0101; // OR
                                                           6'b100111: alucontrol <= 4'b0111; // NOR
                                                           6'b100110: alucontrol <= 4'b0110; // XOR
                                                           6'b101010: alucontrol <= 4'b1010; // SLT
                                                                       alucontrol <= 4'bxxxx: // ???
 assign Result = AluOp[2]? Logic : Aritm;
 assign zero = ~(| Result);
```



```
module Alu (A,B,AluOp,Result,zero);
 input [31:0] A,B;
 input [3:0] AluOp;
 output [31:0] Result;
 output zero;
 wire [31:0] Logic, Aritm;
 Aritmetic Arit (.A(A),
               .B(B),
               .AluOp(AluOp),
               .Aritm(Aritm)
 Logic Log (.A(A),
           .B(B),
           .AluOp(AluOp),
 assign Result = AluOp[2]? Logic : Aritm;
 assign zero = ~(| Result);
```

Al usar un Alu de 4 bits se adaptó el alucontrol



```
module Aritmetic (AluOp,A,B,Aritm);
input [3:0] AluOp;
input [31:0] A,B;
output [31:0] Aritm;
wire [31:0] mux1,adder,extend,mux2;

assign mux1 = AluOp[1]? -B : B;
assign adder = AluOp[1] + A + mux1;
assign extend = adder[31] + 32'b0; //O1
assign Aritm = AluOp[3]? extend : adder;
endmodule
```

Módulo Aritmetic



Módulo Logic



```
module aludec(input
                     [5:0] funct,
                     [1:0] aluop,
              output reg [3:0] alucontrol);
 always @* begin
   case(aluon)
     2'b00: alucontrol <= 4'b0000; // add
     2'b01: alucontrol <= 4'b0010; // sub
     2'b11: alucontrol <= 4'b0101; // or
     default: case(funct)
                                   // RTYPE
         6'b100000: alucontrol <= 4'b0000; // ADD
         6'b100010: alucontrol <= 4'b0010: // SUB
         6'b100100: alucontrol <= 4'b0100; // AND
         6'b100101: alucontrol <= 4'b0101; // OR
         6'b100111: alucontrol <= 4'b0111; // NOR
         6'b100110: alucontrol <= 4'b0110; // XOR
         6'b101010: alucontrol <= 4'b1010; // SLT
                    alucontrol <= 4'bxxxx; // ???
```

En este módulo agregamos un case al aluop para hacer un or



```
module maindec(input
                      [5:0] op.
                             memtoreg, memwrite,
                             branch, alusrc,
                             regdst, regwrite,
                             jump,
                      [1:0] aluop);
  reg [8:0] controls;
  assign {regwrite, regdst, alusrc,
         branch, memwrite,
         memtoreg, jump, aluop} = controls;
always @* begin
   case(op)
     6'b000000: controls <= 9'b110000010; //Rtype
     6'b100011: controls <= 9'b101001000; //LW
     6'b101011: controls <= 9'b001010000; //SW
     6'b000100: controls <= 9'b000100001; //BEQ
     6'b000101: controls <= 9'b000100001; //BNE
     6'b001000: controls <= 9'b101000000; //ADDI
     6'b000010: controls <= 9'b000000100: //l
     6'b001101: controls <= 9'b101000011; //ORI
     default: controls <= 9'bxxxxxxxxxx; //???</pre>
```

Al analizar el diagrama podemos saber el controls de las nuevas instrucciones .



En este módulo modificamos el pcsrc para implementar el branch



BNE & ORI









```
rt = rs | immediate
```





rt = rs | immediate



Ori:


```
rt = rs | immediate
```

```
CLK
                                                                            CLK
                      A1 WE3
                                                                             V WE
                                                              Zero
                                RD1
          Instr
                                                                                              Result
     RD
                                                              ALUResult
                                                                                     ReadData
                                                                             A RD
Instruction
                                RD2
                                                                              Data
 Memory
                                                                             Memory
                      WD3 Register
                                                              WriteData
                                                                             WD
                             File
                              WriteReg<sub>4:0</sub>
    PCPlus4
                                      ImmExt
                        Sign Extend
                                                               PCBranch
```











Bne

```
If rs = rt -> j label
If rs ≠ rt -> j PC+4
```

```
[5:0] op, funct,
module controller(input
                                zero,
                                memtoreg, memwrite,
                                pcsrc, alusrc,
                                regdst, regwrite,
                               jump,
                  output [3:0] alucontrol);
  wire [1:0] aluop;
  wire
             branch;
 maindec md(op, memtoreg, memwrite, branch,
             alusrc, regdst, regwrite, jump,
             aluop);
  aludec ad(funct, aluop, alucontrol);
 assign pcsrc = branch & ((op == 6'b000101)? ~zero : zero);
Enamouute
```



Br

Bne

```
If rs = rt -> j label
If rs ≠ rt -> j PC+4
```

```
[5:0] op, funct,
module controller(input
                                zero,
                                memtoreg, memwrite,
                                pcsrc, alusrc,
                               regdst, regwrite,
                               jump,
                  output [3:0] alucontrol);
 wire [1:0] aluop;
  wire
             branch;
 maindec md(op, memtoreg, memwrite, branch,
             alusrc, regdst, regwrite, jump,
             aluop);
  aludec ad(funct, aluop, alucontrol);
 assign pcsrc = branch \& ((op == 6'b000101)? ~zero : zero);
Enamouute
```

```
MemtoReg
                                                 1emWrite
                                                ALUControl<sub>2:0</sub>
                                                ALUSTO
                                               RegDst
                                             WE3 RD1
                                                                                     Zero
                                                                         SrcA
                                                                                                               ReadData Result

→ ALUResult

                                                                                                      A RD
                Instruction
                                                    RD2
                                                                        SrcB
                                                                                                       Data
                 Memory
                                                                                                      Memory
                                        WD3 Register
PCJump
                                                 WriteReg<sub>4</sub>
                                          Sign Extend
```





Waveforms memfile.dat



Cycle	Reset	рс	instr	branch	srca	srcb	aluout	zero	pcsrc	writedata	memwrite	read data
10	О	28	slt \$a0,\$a3,\$v0 00e2202a	О	3	5	1	0	О	5	О	×
11	0	2c	add \$a3,\$a0,\$a1 00853820	0	1	11	12	0	0	b	О	×
12	0	30	sub \$a3,\$a3,\$v0 00e23822	0	12	5	7	0	0	5	О	×
13	О	34	sw \$a3,0x0044,\$v1 ac670044	0	12	68	80	О	0	7	1	×
14	0	38	lw \$v0,0x0050,\$zero 8c020050	0	12	80	80	0	О	5	О	7
15	0	3с	j 0x0000011 08000011	0	0	0	0	1	О	0	0	×
16	0	44	sw \$v0 0x0054 \$zero ac020054	0	0	84	84	0	0	7	1	×

	1		slt	add	sub	sw	lw	ı jı	sw
Signals	Waves		rain cons						
Time	100	sec 110	sec 120	sec 130	sec 140	sec 150	sec 160	ec 170	sec
clk								1	
reset									
pc[31:0]	000000+	00000020	00000028	0000002C	00000030	00000034	00000038	9000003C	00000044
instr[31:0]	006420+	10800001	00E2202A	00853820	00E23822	AC670044	8C020050	08000011	AC020054
aluout[31:0]	0000000		00000001	0000000C	00000007	00000050		90000000	00000054
writedata[31:0]	000000+	9000000	00000005	0000000B	00000005	00000007	00000005	90000000	00000007
memwrite									
readdata[31:0]	xxxxxxx						00000007	XXXXXXXX	



Tablas:

Tabla 1: Primeros 16 ciclos del mipstest.asm

¿Qué dirección escribirá la instrucción final sw y qué valor será?

La dirección de la instrucción final se obtiene del aluout, esta es 84 en decimal. El valor está mostrado por el

writedata, este es 7.

Cycle	Reset	pc	instr	branch	srca	srcb	aluout	zero	pesre	writedata	memwrite	data
1	1	0	addi \$2, \$0, 5 20020005	0	0	5	5	0	0	0	0	x
2	0	4	addi \$3, \$0, 12 200300c	0	0	12	12	0	0	0	0	х
3	0	8	addi \$7, \$3, -9 20067fff7	0	12	-9	3	0	0	0	0	х
4	0	с	or \$a0,\$a3,\$v0 08e22025	0	3	5	7	0	0	5	0	х
5	0	10	and \$a1,\$v1,\$a0 00642824	0	12	7	4	0	0	7.	0	х
6	0	14	add \$a1,\$a1,\$a0 08a42820	0	4	7	b	0	0	7	0	х
7	0	18	beq \$a1,\$a3,0x000a 10a7000a	1	11	3	8	0	0	3	0	х
8	0	1c	slt \$a0,\$v1,\$a0 0064202a	0	12	7	0	1	0	7	0	х
9	0	20	beq \$a0,\$zero,0x0001 10800001	1	0	0	0	1	1	0	0	х
10	0	28	slt \$a0,\$a3,\$v0 00e2202a	0	3	5	1	0	0	5	0	х
11	0	2c	add \$a3,\$a0,\$a1 00853820	0	1	11	12	0	0	b	0	х
12	0	30	sub \$a3,\$a3,\$v0 00e23822	0	12	5	7	0	0	5	0	х
13	0	34	sw \$a3,0x0044,\$v1 ac670044	0	12	68	80	0	0	7	1	х
14	0	38	lw \$v0,0x0050,\$zero 8c020050	0	12	80	80	0	0	5	0	7
15	0	3с	j 0x0000011 08000011	0	0	0	0	1	0	0	0	х
16	0	44	sw \$v0 0x0054 \$zero ac020054	0	0	84	84	0	0	7	1	х



Tabla 2: Extended Functionality. Main Decoder

Instruction	Op5:0	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp1:0	Jump
R-type	000000	1	1	0	0	0	0	00	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
addi	001000	1	0	1	0	0	0	00	0
j	000010	0	X	Х	Х	0	X	XX	1
ori	001101	1	0	1	0	0	0	11	0
bne	000101	0	0	0	1	0	0	01	0





Tabla 2: Extended Functionality. Alu Decoder

ALUOp1:0	Meaning
00	Add
01	Substract
10	Look at funct field
11	Or





MIPS Multi Cycle



```
always@(*)
  case(state)
              nextstate <= DECODE;</pre>
                             nextstate <= MEMADR;
                            nextstate <= MEMADR;
                RTYPE:
                            nextstate <= RTYPEEX;</pre>
                            nextstate <= BEQEX;
                            nextstate <= ADDIEX;
                            nextstate <= JEX;
                            nextstate <= 4'bx; // should never happen</pre>
  // Add code here
    MEMADR: case(op)
                    nextstate <= MEMRD;</pre>
                    nextstate <= MEMWR;
           default: nextstate <= 4'bx;
    MEMRD: nextstate <= MEMWB;</pre>
    MEMWB: nextstate <= FETCH;
    MEMWR:
            nextstate <= FETCH;</pre>
    RTYPEEX:
              nextstate <= RTYPEWB;</pre>
    RTYPEWB: nextstate <= FETCH;
               nextstate <= FETCH;</pre>
               nextstate <= ADDIWB;
    ADDIWB:
               nextstate <= FETCH;</pre>
               nextstate <= FETCH:</pre>
    default: nextstate <= 4'bx; // should never happen
```

Aquí

implementamos

control usando el

las señales de

diagrama

provisto



```
// output logic
  assign {pcwrite, memwrite, irwrite, regwrite,
          alusrca, branch, iord, memtoreg, regdst,
          alusrcb, pcsrc, aluop) = controls;
  always @(*)
    case(state)
      FETCH:
               controls <= 15'h5010:
      DECODE: controls <= 15'h0030;
      MEMADR: controls <= 15'h0420;
               controls <= 15'h0100;
      MEMWB:
               controls <= 15'h0880;
      MEMWR:
               controls <= 15'h2100;
      RTYPEEX: controls <= 15'h0402:
      RTYPEWB: controls <= 15'h0840:
               controls <= 15'h0605;
      ADDIEX:
               controls <= 15'h0420;
      ADDIWB:
               controls <= 15'h0800;
      JEX:
               controls <= 15'h4008;
      default: controls <= 15'hxxxx; // should never happen</pre>
endmodule
```

Se le asigna las señales al controls



Signals

Time

clk=1

reset=0

pc[31:0] =16

instr[31:0] =00E22025

controls[14:0] =0402

state[3:0] =6

nextstate[3:0] =7

Naves								
100	sec 110	sec 120	sec 130	sec 140	sec 150	sec 160	sec 170	se
8		12				16		
2003000C		2067FFF7				00E 22025		
0800	5010	0030	0420	0800	5010	0030	0402	08
A	0	1	9	A	Ø	1	6	7
0	1	9	(A	Ø	1	6	7	0

10	0	12	addi 20067fff7	1
11	0	12	addi 20067fff7	9
12	0	12	addi 20067fff7	10
13	0	12	addi 20067fff7	0
14	0	16	or 00e22025	1
15	0	16	or 00e22025	6
16	0	16	or 00e22025	7
17	0	16	or 00e22025	0





MIPS Multi Cycle Datapath



```
// Below are the internal signals of the datapath
wire [4:0] writereq;
wire [31:0] pcnext, pc;
wire [31:0] instr, data, srca, srcb;
wire [31:0] A ,B;
wire [31:0] aluresult, aluout;
wire [31:0] signimm; // the sign-extended immed
wire [31:0] signimmsh; // the sign-extended imme
wire [31:0] wd3, rd1, rd2;
wire [31:0] pcjump;
// op and funct fields to controller
assign op = instr[31:26];
assign funct = instr[5:0];
assign writedata=B;
assign pcjump={pc[31:28],{instr[25:0],2'b00}};
```

Se creo el wire pcjump Para ser fieles al diagrama



```
// op and funct fields to controller
assign op = instr[31:26];
assign funct = instr[5:0];
assign writedata=B;
assign pcjump={pc[31:28],{instr[25:0],2'b00}};
flopenr #(32)
                      pcreg(clk, reset, pcen, pcnext, pc);
mux2 #(32)
                      muxfetch(pc, aluout, iord, adr);
flopenr #(32)
                      intrdecode(clk, reset, irwrite, readdata, instr);
flopr #(32)
            rdata(clk, reset, readdata, data);
mux2 #(5)
                      muxrt(instr[20:16], instr[15:11], regdst, writereg);
mux2 #(32)
                      wdmux(aluout, data, memtoreg, wd3);
                      rf(clk, regwrite, instr[25:21], instr[20:16], writereg, wd3, rd1, rd2);
reafile
signext
floprx2 #(32)
                      readata12(clk,reset,rd1,rd2,A,B);
                      sll2(signimm, signimmsh);
mux4 #(32)
                      mux4x1(B, 32'b100, signimm, signimmsh, alusrcb, srcb);
mux2 #(32)
                      muxsrca(pc, A, alusrca, srca);
                      alu(.A(srca), .B(srcb), .Alu0p(alucontrol), .Result(aluresult), .zero(zero));
                        pcjump={pc[31:28],pc[25:0],2'b00};
              alures(clk, reset, aluresult, aluout);
flopr #(32)
              mux3x1(aluresult, aluout, pcjump, pcsrc, pcnext);
mux3 #(32)
```

Se puso en orden las unidades que sirven de control.





```
module floprx2 #(parameter WIDTH = 8)
              (input
                                   clk, reset,
               input [WIDTH-1:0] d0,d1,
               output reg [WIDTH-1:0] q0,q1);
  always @(posedge clk, posedge reset) begin
   if (reset) begin
      q0 <= 0;
      q1 <= 0;
   else begin
      q0 <= d0;
      q1 <= d1;
endmodule
```

```
parts
```

```
module floprx2 #(parameter WIDTH = 8)
              (input
                                   clk, reset,
               input [WIDTH-1:0] d0,d1,
               output reg [WIDTH-1:0] q0,q1);
  always @(posedge clk, posedge reset) begin
   if (reset) begin
      q0 <= 0;
      q1 <= 0;
   else begin
      q0 <= d0;
     q1 <= d1;
   end
endmodule
```

```
module flopenr #(parameter WIDTH = 8)

(input clk, reset,
input en,
input [WIDTH-1:0] d,
output reg [WIDTH-1:0] q);

always @(posedge clk, posedge reset) begin
if (reset) q <= 0;
else if (en) q <= d;
end
endmodule
```

```
parts
```

```
module floprx2 #(parameter WIDTH = 8)
              (input
                                    clk, reset,
               input [WIDTH-1:0] d0.d1,
               output reg [WIDTH-1:0] q0,q1);
 always @(posedge clk, posedge reset) begin
   if (reset) begin
      q0 <= 0;
      q1 <= 0;
   end
   else begin
      q0 \le d0;
      q1 <= d1;
endmodule
```



Signals	Waves	3														
Time				40	00 sec									50	0 sec	
reset =0																
clk=0																
pc[31:0] =00000038	0000-	00+ 0000002C				00000030			00000034				00000038			
adr[31:0] =80	40	44				48				52				56		80
controls[14:0] =2100	5010	0030	0402	0840	5010	0030	0402	0840	5010	0030	0402	0840	5010	0030	0420	21+
instr[31:0] =AC670044	1080+	+ 00E 2202A				00853820			00E23822			AC670044				
srca[31:0] =56	40	44	3	44		48)1	48		52	12	52		56	12	56
srcb[31:0] =7	4	32936	5		4	57472	11		4	57480	5		4	272	68	7
signimm[31:0] =68	1	8234				14368				14370				68		
aluresult[31:0] =63	44	32980	(1	49	48	57520	12	59	52	57532	7	57	56	328	80	63
aluout[31:0] =80	0	44	32980)1	49	48	57520	12	59	52	57532	7	57	56	328	80
writedata[31:0] =7	0		5				11				5				7	
memwrite=1																
wd3[31:0] =80	0	44	32980	X1	(49	48	57520	(12	59	52	57532	(7	57	56	328	80
state[3:0] =5	0	1	(6	(7	0	1) 6	(7	0	1	(6	(7	0	1	χz	(5





"Podría parecer que hemos llegado al límite de lo que es posible lograr con la tecnología informática, aunque hay que tener cuidado con tales declaraciones, ya que tienden a sonar bastante tontas en cinco años."

– John von Neumann

THANKS!

Any questions?


You can find us at

- julisa.lapa@utec.edu.pe
- neftali.calixto@utec.edu.pe

Main Decoder

State (Name)	PCWrite	MemWrite	IRWrite	RegWrite	ALUSrcA	Branch	IorD	MemtoReg	RegDst	ALUSrcB[1:0]	PCRsc[1:0]	ALUOp[1:0]	FSM Control Word
0 (Fetch)	1	0	1	0	0	0	0	0	0	01	00	00	0x5010
1 (Decode)	0	0	0	0	0	0	0	0	0	11	00	00	0x0030
2 (MemAdr)	0	0	0	0	0	1	0	0	0	01	00	00	0x0420
3 (MemRd)	0	0	0	0	0	0	0	1	0	00	00	00	0x0100
4 (MemWB)	0	0	1	0	0	0	0	1	0	00	00	00	0x0880
5 (MemWr)	0	0	0	0	1	0	0	0	1	00	00	00	0x2100
6 (RtypeEx)	0	0	0	0	1	0	0	0	0	00	00	10	0x0402
7 (RtypeWB)	0	0	0	1	0	0	0	0	1	00	00	00	0x0840
8 (BeqEx)	0	0	0	0	1	1	0	0	0	00	01	01	0x0605
9 (AddiEx)	0	0	0	0	1	0	0	0	0	10	00	00	0x0420
10 (AddiWB)	0	0	0	1	0	0	0	0	0	00	00	00	0x0800
11 (JEx)	1	0	0	0	0	0	0	0	0	00	10	00	0x4008


ALU




Instrucciones:

AluOp	Mnemonic	Result =	Description
0000	add	A + B	Addition
0010	sub	A - B	Subtraction
0100	and	A and B	Logical and
0101	or	AorB	Logical or
0110	xor	AxorB	Exclusive or
0111	nor	AnorB	Logical nor
1010	slt	(A - B)[31]	Set less than
Other	n.a.	Don't care	

Single-cycle MIPS processor




Multi-cycle FSM



49

Multi-cycle MIPS processor



datapath