



Proyecto-ARCH





HELLO!

Lapa Romero, Julisa 100%

Calixto Rojas, Neftali 100%

Prof: Jorge Luis Gonzalez Reaño





Índice

1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms - Tablas.





Índice

1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms - Tablas.
2. MIPS Multi Cycle Processor - Controller
 - a. Implementación del Control Unit
 - b. Waveforms - Tablas





Índice

1. MIPS Single Cycle Processor
 - a. Implementación Verilog
 - b. Ori & Bne
 - c. Waveforms - Tablas.
2. MIPS Multi Cycle Processor - Controller
 - a. Implementación del Control Unit
 - b. Waveforms - Tablas
3. MIPS Multi Cycle Processor - Datapath
 - a. Módulos
 - b. Implementación del Datapath
 - c. Waveforms - Tablas





1

MIPS Single Cycle

Implementación en Verilog HDL

MIPS
Single
Cycle

```
1  module Alu (A,B,AluOp,Result,zero);
2      input [31:0] A,B;
3      input [3:0] AluOp;
4      output [31:0] Result;
5      output zero;
6      wire [31:0] Logic,Aritm;
7
8      Arithmetic Arit (.A(A),
9                      .B(B),
10                     .AluOp(AluOp),
11                     .Aritm(Aritm)
12                     );
13
14      Logic Log (.A(A),
15               .B(B),
16               .AluOp(AluOp),
17               .Logic(Logic)
18               );
19
20      assign Result = AluOp[2]? Logic : Aritm;
21      assign zero = ~(| Result);
22
23  endmodule
```

Implementación en Verilog HDL

MIPS
Single
Cycle

```
module maindec(input [5:0] op,
               output memtoreg, memwrite,
               output branch, alusrc,
               output regdst, regwrite,
               output jump,
               output [1:0] aluop);

    reg [8:0] controls;

    assign {regwrite, regdst, alusrc,
           branch, memwrite,
           memtoreg, jump, aluop} = controls;

1 module Alu (A, always @* begin
2   input [31:0] case(op)
3   input [3:0]
4   output [31:0] 6'b000000: controls <= 9'b110000010; //Rtype
5   output zero; 6'b100011: controls <= 9'b101001000; //LW
6   wire [31:0] 6'b101011: controls <= 9'b000101000; //SW
7   6'b000100: controls <= 9'b000100001; //BEQ
8   Arithmetic Ar 6'b000101: controls <= 9'b000100001; //BNE
9   6'b001000: controls <= 9'b101000000; //ADDI
10  6'b000010: controls <= 9'b000000100; //
11  6'b001101: controls <= 9'b101000011; //ORI
12  default: controls <= 9'bxxxxxxx; //???
13  endcase
14  Logic Log (. end
15  .B( endmodule
16  .AluOp[2],
17  .Logic(Logic)
18  );
19
20  assign Result = AluOp[2]? Logic : Aritm;
21  assign zero = ~(| Result);
22
23 endmodule
```


Implementación en Verilog HDL

MIPS Single Cycle

```
module maindec(input [5:0] op,
               output memtoreg, memwrite,
               output branch, alusrc,
               output regdst, regwrite,
               output jump,
               output [1:0] aluop);

    reg [8:0] controls;

    assign {regwrite, regdst, alusrc, memtoreg, memwrite,
           branch, jump, aluop} = c

1  module Alu (A, always @* begin
2  input [31:0] case(op)
3  input [3:0]
4  output [31:0] 6'b000000: controls <= 9'b1100
5  output zero; 6'b100011: controls <= 9'b1010
6  wire [31:0] 6'b101011: controls <= 9'b0010
7  6'b000100: controls <= 9'b0000
8  Arithmetic Ar 6'b000101: controls <= 9'b0000
9  6'b001000: controls <= 9'b1010
10 6'b000010: controls <= 9'b0000
11 6'b001101: controls <= 9'b1010
12 default: controls <= 9'bxxxx;
13 endcase
14 Logic Log (. end
15 .AluOp[2],
16 .Logic(Logic)
17 );
18
19 assign Result = AluOp[2]? Logic : Aritm;
20 assign zero = ~(| Result);
21
22
23 endmodule

module aludec(input [5:0] funct,
             input [1:0] aluop,
             output reg [3:0] alucontrol);

    always @* begin
        case(aluop)
            2'b00: alucontrol <= 4'b0000; // add
            2'b01: alucontrol <= 4'b0010; // sub
            2'b11: alucontrol <= 4'b0101; // or
            default: case(funct) // RTYPE
                6'b100000: alucontrol <= 4'b0000; // ADD
                6'b100010: alucontrol <= 4'b0010; // SUB
                6'b100100: alucontrol <= 4'b0100; // AND
                6'b100101: alucontrol <= 4'b0101; // OR
                6'b100111: alucontrol <= 4'b0111; // NOR
                6'b100110: alucontrol <= 4'b0110; // XOR
                6'b101010: alucontrol <= 4'b1010; // SLT
                default: alucontrol <= 4'bxxxx; // ???
            endcase
        endcase
    end
endmodule
```

MIPS Single Cycle

```

1 module Alu (A,
2   input [31:0] always @* begin
3     input [3:0] case(op)
4       output [31:0] 6'b000000: controls <= 9'b1100
5       output zero; 6'b100011: controls <= 9'b1010
6       wire [31:0] 6'b101011: controls <= 9'b0010
7       Arithmetic Ar 6'b000100: controls <= 9'b0001
8       6'b000101: controls <= 9'b0001
9       6'b001000: controls <= 9'b1010
10      6'b000010: controls <= 9'b0000
11      6'b001101: controls <= 9'b1010
12      default: controls <= 9'bxxxx
13    endcase
14    Logic Log (.
15      .B( endmodule
16      .AluOp[2],
17      .Logic(Logic)
18    );
19
20    assign Result = AluOp[2]? Logic : Arithm;
21    assign zero = ~(| Result);
22
23 endmodule

```

```

default: case(funcnt) // RTYPE
    6'b100000: alucontrol <= 4'b0000; // ADD
    6'b100010: alucontrol <= 4'b0010; // SUB
    6'b100100: alucontrol <= 4'b0100; // AND
    6'b100101: alucontrol <= 4'b0101; // OR
    6'b100111: alucontrol <= 4'b0111; // NOR
    6'b100110: alucontrol <= 4'b0110; // XOR
    6'b101010: alucontrol <= 4'b1010; // SLT
    default:   alucontrol <= 4'bxxxx; // ???
endcase
endcase
end
endmodule

```

```

module controller(input [5:0] op, funct,
                  input zero,
                  output memtoreg, memwrite,
                  output pcsrc, alusrc,
                  output regdst, regwrite,
                  output jump,
                  output [3:0] alucontrol);
    wire [1:0] aluop;
    wire branch;

    maindec md(op, memtoreg, memwrite, branch,
               alusrc, regdst, regwrite, jump,
               aluop);
    aludec ad(funct, aluop, alucontrol);

    assign pcsrc = branch & ((op == 6'b000101)? ~zero : zero);

```

Alu

```
1  module Alu (A,B,AluOp,Result,zero);
2      input [31:0] A,B;
3      input [3:0] AluOp;
4      output [31:0] Result;
5      output zero;
6      wire [31:0] Logic,Aritm;
7
8      Aritmetic Arit (.A(A),
9                    .B(B),
10                   .AluOp(AluOp),
11                   .Aritm(Aritm)
12                   );
13
14      Logic Log (.A(A),
15               .B(B),
16               .AluOp(AluOp),
17               .Logic(Logic)
18               );
19
20      assign Result = AluOp[2]? Logic : Aritm;
21      assign zero = ~(| Result);
22
23  endmodule
```

Al usar un
Alu de
4 bits se
adaptó el
alucontrol



Alu

```
module Aritmetic (AluOp,A,B,Aritm);  
  input [3:0] AluOp;  
  input [31:0] A,B;  
  output [31:0] Aritm;  
  wire [31:0] mux1,adder,extend,mux2;  
  
  assign mux1 = AluOp[1]? ~B : B;  
  
  assign adder = AluOp[1] + A + mux1;  
  
  assign extend = adder[31] + 32'b0; //01  
  
  assign Aritm = AluOp[3]? extend : adder;  
endmodule
```

Módulo
Aritmetic



Alu

```
module Logic (A,B,AluOp,Logic);  
  input [31:0] A,B;  
  input [3:0] AluOp;  
  output [31:0] Logic;  
  
  assign Logic = AluOp[1]? AluOp[0]? ~(A | B)  
                  :  
                  (A ^ B)  
                  :  
                  AluOp[0]? (A | B)  
                  :  
                  (A & B);  
  
endmodule
```

Módulo
Logic

aludec

```
module aludec(input [5:0] funct,
              input [1:0] aluop,
              output reg [3:0] alucontrol);

always @* begin
    case(aluop)
        2'b00: alucontrol <= 4'b0000; // add
        2'b01: alucontrol <= 4'b0010; // sub
        2'b11: alucontrol <= 4'b0101; // or

        default: case(funct) // RTYPE
            6'b100000: alucontrol <= 4'b0000; // ADD
            6'b100010: alucontrol <= 4'b0010; // SUB
            6'b100100: alucontrol <= 4'b0100; // AND
            6'b100101: alucontrol <= 4'b0101; // OR
            6'b100111: alucontrol <= 4'b0111; // NOR
            6'b100110: alucontrol <= 4'b0110; // XOR
            6'b101010: alucontrol <= 4'b1010; // SLT
            default: alucontrol <= 4'bxxxx; // ???
        endcase
    endcase
end
endmodule
```

En este
módulo
agregamos
un case al
aluop para
hacer un or

maindec

```
module maindec(input [5:0] op,
                output memtoreg, memwrite,
                output branch, alusrc,
                output regdst, regwrite,
                output jump,
                output [1:0] aluop);

    reg [8:0] controls;

    assign {regwrite, regdst, alusrc,
           branch, memwrite,
           memtoreg, jump, aluop} = controls;

    always @* begin
        case(op)
            6'b000000: controls <= 9'b1100000010; //Rtype
            6'b100011: controls <= 9'b1010010000; //LW
            6'b101011: controls <= 9'b0010100000; //SW
            6'b000100: controls <= 9'b0001000001; //BEQ
            6'b000101: controls <= 9'b0001000001; //BNE
            6'b001000: controls <= 9'b1010000000; //ADDI
            6'b000010: controls <= 9'b0000000100; //J
            6'b001101: controls <= 9'b1010000011; //ORI
            default: controls <= 9'bxxxxxxx; //???
        endcase
    end
endmodule
```

Al analizar el diagrama podemos saber el controls de las nuevas instrucciones .

controller

```
module controller(input [5:0] op, funct,
                  input      zero,
                  output      memtoreg, memwrite,
                  output      pcsrc, alusrc,
                  output      regdst, regwrite,
                  output      jump,
                  output [3:0] alucontrol);

  wire [1:0] aluop;
  wire      branch;

  maindec md(op, memtoreg, memwrite, branch,
            alusrc, regdst, regwrite, jump,
            aluop);
  aludec ad(funct, aluop, alucontrol);

  assign pcsrc = branch & ((op == 6'b000101)? ~zero : zero);
endmodule
```

En este
módulo
modificamos
el pcsrc para
implementar
el branch



BNE & ORI





Ori :





Ori :

```
rt = rs | immediate
```





Ori :

rt = rs | immediate

```
module sl2(input  [31:0] a,
           output [31:0] y);


    // shift left by 2
    assign y = {a[29:0], 2'b00};
endmodule

module signext(input  [15:0] a,
               input    alusrc,
               input  [3:0] alucontrol,
               output [31:0] y);
    assign y = (alucontrol == 4'b0101 && alusrc == 1'b1 )? {{16{1'b0}},a}:{{16{a[15]}}, a};
    // assign y = {{16{a[15]}}, a};
endmodule
```



Ori :

$rt = rs \mid \text{immediate}$



```


module sl2(input  [31:0] a,
           output [31:0] y);


    // shift left by 2
    assign y = {a[29:0], 2'b00};
endmodule

module signext(input  [15:0] a,
               input  alusrc,
               input  [3:0] alucontrol,
               output [31:0] y);

    assign y = (alucontrol == 4'b0101 && alusrc == 1'b1) ? {{16{1'b0}}, a} : {{16{a[15]}}, a};
    // assign y = {{16{a[15]}}, a};
endmodule

```





```
If rs = rt -> j label  
If rs ≠ rt -> j PC+4
```





Bne :

If $rs = rt \rightarrow j \text{ label}$
If $rs \neq rt \rightarrow j \text{ PC}+4$

```
module controller(input  [5:0] op, funct,
                   input  zero,
                   output  memtoreg, memwrite,
                   output  pcsrc, alusrc,
                   output  regdst, regwrite,
                   output  jump,
                   output  [3:0] alucontrol);

  wire [1:0] aluop;
  wire      branch;

  maindec md(op, memtoreg, memwrite, branch,
             alusrc, regdst, regwrite, jump,
             aluop);
  aludec  ad(funct, aluop, alucontrol);

  assign pcsrc = branch & ((op == 6'b000101)? ~zero : zero);
endmodule
```





Bne :


If $rs = rt \rightarrow j \text{ label}$
If $rs \neq rt \rightarrow j \text{ PC}+4$

```
module controller(input [5:0] op, funct,
                  input      zero,
                  output      memtoreg, memwrite,
                  output      psrc, alusrc,
                  output      regdst, regwrite,
                  output      jump,
                  output [3:0] alucontrol);

  wire [1:0] aluop;
  wire      branch;

  maindec md(op, memtoreg, memwrite, branch,
             alusrc, regdst, regwrite, jump,
             aluop);
  aludec ad(funct, aluop, alucontrol);

  assign psrc = branch & ((op == 6'b000101)? ~zero : zero);
endmodule
```






Waveforms memfile.dat



Cycle	Reset	pc	instr	branch	srca	srcb	aluout	zero	pcsrc	writedata	memwrite	read data
10	0	28	slt \$a0,\$a3,\$v0 00e2202a	0	3	5	1	0	0	5	0	x
11	0	2c	add \$a3,\$a0,\$a1 00853820	0	1	11	12	0	0	b	0	x
12	0	30	sub \$a3,\$a3,\$v0 00e23822	0	12	5	7	0	0	5	0	x
13	0	34	sw \$a3,0x0044,\$v1 ac670044	0	12	68	80	0	0	7	1	x
14	0	38	lw \$v0,0x0050,\$zero 8c020050	0	12	80	80	0	0	5	0	7
15	0	3c	j 0x0000011 08000011	0	0	0	0	1	0	0	0	x
16	0	44	sw \$v0 0x0054 \$zero ac020054	0	0	84	84	0	0	7	1	x



Tablas:

Tabla 1: Primeros 16 ciclos del mipstest.asm

¿Qué dirección escribirá la instrucción final
sw y qué valor será?

La dirección de la instrucción final se obtiene
del aluout, esta es
84 en decimal. El valor está mostrado por el
writedata, este es 7.

Cycle	Reset	pc	instr	branch	srca	srcb	aluout	zero	pcsrc	writedata	memwrite	read data
1	1	0	addi \$2, \$0, 5 20020005	0	0	5	5	0	0	0	0	x
2	0	4	addi \$3, \$0, 12 2003000c	0	0	12	12	0	0	0	0	x
3	0	8	addi \$7, \$3, -9 20067fff7	0	12	-9	3	0	0	0	0	x
4	0	c	or \$a0,\$a3,\$v0 00e22025	0	3	5	7	0	0	5	0	x
5	0	10	and \$a1,\$v1,\$a0 00642824	0	12	7	4	0	0	7	0	x
6	0	14	add \$a1,\$a1,\$a0 00a42820	0	4	7	b	0	0	7	0	x
7	0	18	beq \$a1,\$a3,0x000a 10a7000a	1	11	3	8	0	0	3	0	x
8	0	1c	slt \$a0,\$v1,\$a0 0064202a	0	12	7	0	1	0	7	0	x
9	0	20	beq \$a0,\$zero,0x0001 10000001	1	0	0	0	1	1	0	0	x
10	0	28	slt \$a0,\$a3,\$v0 00e2202a	0	3	5	1	0	0	5	0	x
11	0	2c	add \$a3,\$a0,\$a1 00053820	0	1	11	12	0	0	b	0	x
12	0	30	sub \$a3,\$a3,\$v0 00e23822	0	12	5	7	0	0	5	0	x
13	0	34	sw \$a3,0x0044,\$v1 ac670044	0	12	68	80	0	0	7	1	x
14	0	38	lw \$v0,0x0050,\$zero 8c020050	0	12	80	80	0	0	5	0	7
15	0	3c	j 0x0000011 00000011	0	0	0	0	1	0	0	0	x
16	0	44	sw \$v0 0x0054 \$zero ac020054	0	0	84	84	0	0	7	1	x


Tabla 2: Extended Functionality.
Main Decoder

Instruction	Op5:0	RegWrite	RegDst	AluSrc	Branch	MemWrite	<u>MemtoReg</u>	ALUOp1:0	Jump
<i>R-type</i>	000000	1	1	0	0	0	0	00	0
lw	100011	1	0	1	0	0	1	00	0
sw	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
addi	001000	1	0	1	0	0	0	00	0
j	000010	0	X	X	X	0	X	XX	1
ori	001101	1	0	1	0	0	0	11	0
bne	000101	0	0	0	1	0	0	01	0



Tabla 2: Extended Functionality.
Alu Decoder

ALUOp1:0	Meaning
00	Add
01	<u>Subtract</u>
10	Look at funct field
11	Or



A decorative pattern of hexagons in various shades of blue and cyan on the left side of the slide. Some hexagons contain icons: a lightbulb, a thumbs up, a network node, a smartphone, a magnifying glass, a gear, and a speech bubble.

2

MIPS Multi Cycle

controller

```
// next state logic
always@(*)
case(state)
  FETCH:  nextstate <= DECODE;
  DECODE: case(op)
            LW:      nextstate <= MEMADR;
            SW:      nextstate <= MEMADR;
            RTYPE:   nextstate <= RTYPEEX;
            BEQ:     nextstate <= BEQEX;
            ADDI:    nextstate <= ADDIEX;
            J:       nextstate <= JEX;
            default: nextstate <= 4'bx; // should never happen
          endcase
  // Add code here
  MEMADR: case(op)
            LW:      nextstate <= MEMRD;
            SW:      nextstate <= MEMWR;
            default: nextstate <= 4'bx;
          endcase
  MEMRD:  nextstate <= MEMWB;
  MEMWB:  nextstate <= FETCH;
  MEMWR:  nextstate <= FETCH;
  RTYPEEX: nextstate <= RTYPEWB;
  RTYPEWB: nextstate <= FETCH;
  BEQEX:  nextstate <= FETCH;
  ADDIEX: nextstate <= ADDIWB;
  ADDIWB: nextstate <= FETCH;
  JEX:    nextstate <= FETCH;
  default: nextstate <= 4'bx; // should never happen
endcase
```


Aquí implementamos las señales de control usando el diagrama provisto

controller

```
// output logic
assign {pcwrite, memwrite, irwrite, regwrite,
        alusrca, branch, iord, memtoreg, regdst,
        alusrcb, pcsrc, aluop} = controls;

always @(*)
case(state)
    FETCH: controls <= 15'h5010;
    DECODE: controls <= 15'h0030;
    MEMADR: controls <= 15'h0420;
    MEMRD: controls <= 15'h0100;
    MEMWB: controls <= 15'h0880;
    MEMWR: controls <= 15'h2100;
    RTYPEEX: controls <= 15'h0402;
    RTYPEWB: controls <= 15'h0840;
    BEQEX: controls <= 15'h0605;
    ADDIEX: controls <= 15'h0420;
    ADDIWB: controls <= 15'h0800;
    JEX: controls <= 15'h4008;
    default: controls <= 15'hxxxx; // should never happen
endcase
endmodule
```

Se le
asigna
las
señales al
controls



10	0	12	addi 20067fff7	1
11	0	12	addi 20067fff7	9
12	0	12	addi 20067fff7	10
13	0	12	addi 20067fff7	0
14	0	16	or 00e22025	1
15	0	16	or 00e22025	6
16	0	16	or 00e22025	7
17	0	16	or 00e22025	0



A decorative graphic on the left side of the slide. It features a large cyan hexagon with the number '3' inside. Surrounding this central hexagon are several smaller hexagons of varying shades of blue and cyan. Some of these smaller hexagons contain white icons: a lightbulb, a thumbs-up, a smartphone, a magnifying glass, and a gear. There is also a network-like icon with three nodes and a speech bubble icon.

3

MIPS Multi Cycle Datapath

datapath

```
// Below are the internal signals of the datapath
wire [4:0] writereg;
wire [31:0] pcnext, pc;
wire [31:0] instr, data, srca, srcb;

wire [31:0] A ,B;
wire [31:0] alurestult, aluout;
wire [31:0] signimm; // the sign-extended immediate
wire [31:0] signimmsh; // the sign-extended immediate shifted
wire [31:0] wd3, rd1, rd2;
wire [31:0] pcjump;

// op and funct fields to controller
assign op = instr[31:26];
assign funct = instr[5:0];
assign writedata=B;
assign pcjump={pc[31:28],{instr[25:0],2'b00}};
```

Se creo el
wire pcjump
Para ser
fieles al
diagrama

datapath

```
// op and funct fields to controller
assign op = instr[31:26];
assign funct = instr[5:0];
assign writedata=B;
assign pcjump={pc[31:28],{instr[25:0],2'b00}};
flopnr #(32)      pcreg(clk, reset, pcen, pcnext, pc);
mux2 #(32)        muxfetch(pc, aluout, iord, adr);

flopnr #(32)      intrdecode(clk, reset, irwrite, readdata, instr);
flopnr #(32)      rdata(clk, reset, readdata, data);
mux2 #(5)         muxrt(instr[20:16], instr[15:11], regdst, writereg);
mux2 #(32)        wdmux(aluout, data, memtoreg, wd3);

regfile          rf(clk, regwrite, instr[25:21], instr[20:16], writereg, wd3, rd1, rd2);
signext          sign(instr[15:0], signimm);

flopnr #(32)      readata12(clk, reset, rd1, rd2, A, B);
//assign          writedata=B;

sll2             sll2(signimm, signimmsh);
mux4 #(32)        mux4x1(B, 32'b100, signimm, signimmsh, alusrcb, srcb);
mux2 #(32)        muxsrcb(pc, A, alusrcb, srcb);

Alu              alu(.A(srcb), .B(srcb), .AluOp(alucontrol), .Result(aluresult), .zero(zero));

//assign          pcjump={pc[31:28],pc[25:0],2'b00};
flopnr #(32)      alures(clk, reset, aluresult, aluout);

mux3 #(32)        mux3x1(aluresult, aluout, pcjump, pcsrc, pcnext);
```

Se puso en orden las unidades que sirven de control.

A decorative graphic on the left side of the slide. It features a central large cyan hexagon with the word 'parts' in white. Surrounding this central hexagon are several smaller hexagons of varying shades of blue and cyan. Some of these smaller hexagons contain white icons: a lightbulb, a thumbs-up, a smartphone, a magnifying glass, and a gear. There is also a network-like icon with a central node and several connecting lines. The entire graphic is set against a dark blue background.

parts



parts

```
module floprx2 #(parameter WIDTH = 8)
    (input      clk, reset,
     input      [WIDTH-1:0] d0,d1,
     output reg [WIDTH-1:0] q0,q1);

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            q0 <= 0;
            q1 <= 0;
        end
        else begin
            q0 <= d0;
            q1 <= d1;
        end
    end
end
endmodule
```



parts

```
module floprx2 #(parameter WIDTH = 8)
    (input          clk, reset,
     input  [WIDTH-1:0] d0,d1,
     output reg [WIDTH-1:0] q0,q1);

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            q0 <= 0;
            q1 <= 0;
        end
        else begin
            q0 <= d0;
            q1 <= d1;
        end
    end
end
endmodule
```

```
module flopenr #(parameter WIDTH = 8)
    (input          clk, reset,
     input          en,
     input  [WIDTH-1:0] d,
     output reg [WIDTH-1:0] q);

    always @(posedge clk, posedge reset) begin
        if (reset) q <= 0;
        else if (en) q <= d;
    end
end
endmodule
```


parts

```
module floprx2 #(parameter WIDTH = 8)
    (input          clk, reset,
     input  [WIDTH-1:0] d0,d1,
     output reg [WIDTH-1:0] q0,q1);

    always @(posedge clk, posedge reset) begin
        if (reset) begin
            q0 <= 0;
            q1 <= 0;
        end
        else begin
            q0 <= d0;
            q1 <= d1;
        end
    end
end
endmodule
```

```
module mux3 #(parameter WIDTH = 8)
    (input  [WIDTH-1:0] d0, d1, d2,
     input  [1:0] s,
     output [WIDTH-1:0] y);

    assign #1 y = s[1] ? d2 : (s[0] ? d1 : d0);
endmodule

module mux4 #(parameter WIDTH = 8)
    (input  [WIDTH-1:0] d0, d1, d2, d3,
     input  [1:0] s,
     output reg [WIDTH-1:0] y);

    always @(*) begin
        case(s)
            2'b00: y <= d0;
            2'b01: y <= d1;
            2'b10: y <= d2;
            2'b11: y <= d3;
        endcase
    end
endmodule
```

```
module flopenr #(parameter WIDTH = 8)
    (input          clk, reset,
     input          en,
     input  [WIDTH-1:0] d,
     output reg [WIDTH-1:0] q);

    always @(posedge clk, posedge reset) begin
        if (reset) q <= 0;
        else if (en) q <= d;
    end
endmodule
```




“Podría parecer que hemos llegado al límite de lo que es posible lograr con la tecnología informática, aunque hay que tener cuidado con tales declaraciones, ya que tienden a sonar bastante tontas en cinco años.”

– John von Neumann



THANKS!

Any questions?


You can find us at

- ◆ julisa.lapa@utec.edu.pe
- ◆ neftali.calixto@utec.edu.pe

Main Decoder

State (Name)	PCWrite	MemWrite	IRWrite	RegWrite	ALUSrcA	Branch	IOrd	MenttoReg	RegDst	ALUSrcB[1:0]	PCRsc[1:0]	ALUOp[1:0]	FSM Control Word
0 (Fetch)	1	0	1	0	0	0	0	0	0	01	00	00	0x5010
1 (Decode)	0	0	0	0	0	0	0	0	0	11	00	00	0x0030
2 (MemAdr)	0	0	0	0	0	1	0	0	0	01	00	00	0x0420
3 (MemRd)	0	0	0	0	0	0	0	1	0	00	00	00	0x0100
4 (MemWB)	0	0	1	0	0	0	0	1	0	00	00	00	0x0880
5 (MemWr)	0	0	0	0	1	0	0	0	1	00	00	00	0x2100
6 (RtypeEx)	0	0	0	0	1	0	0	0	0	00	00	10	0x0402
7 (RtypeWB)	0	0	0	1	0	0	0	0	1	00	00	00	0x0840
8 (BeqEx)	0	0	0	0	1	1	0	0	0	00	01	01	0x0605
9 (AddiEx)	0	0	0	0	1	0	0	0	0	10	00	00	0x0420
10 (AddiWB)	0	0	0	1	0	0	0	0	0	00	00	00	0x0800
11 (JEx)	1	0	0	0	0	0	0	0	0	00	10	00	0x4008


ALU




Instrucciones:

AluOp	Mnemonic	Result =	Description
0000	add	$A + B$	Addition
0010	sub	$A - B$	Subtraction
0100	and	$A \text{ and } B$	Logical and
0101	or	$A \text{ or } B$	Logical or
0110	xor	$A \text{ xor } B$	Exclusive or
0111	nor	$A \text{ nor } B$	Logical nor
1010	slt	$(A - B)[31]$	Set less than
Other	n.a.	Don't care	

Single-cycle MIPS processor



Multi-cycle FSM



Multi-cycle MIPS processor

