Digital Logie And Design Digital Assignment -1

Name: Neha Ann Shygen

Reg. No: 20 BAILI230

1. Let Fdenote the pressure in fuel tank, O denote the pressure in Oxidizer tank and T denote the time.

F=1 => pressure in fuel tank is above the required minimum

0=1 -> pressure in oxidizer task is about the required minimum

T= 1 => Time left for the satellite to lift off is more than 10 minutes

Conditions , Y= 1 if:

$$F=1$$
 and $O=1$ and $T=0$

a) F=0 and T=1

0 = 0 and T = 1

Truth table:

F	0	Т	У
0	٥	0	0
0	0	1	1
0	1 1 5	0	0
0	1	1 1	
	0	0	0
1	0		4
1	ı	0	
1	, 1		
			0

Therefore the 8x1 multiplexes is:

$$T_{0} = 0 \qquad 0$$

$$T_{1} = 1 \qquad 1$$

$$T_{2} = 0 \qquad 2 \qquad 8 \times 1$$

$$T_{3} = 1 \qquad 3 \qquad \text{Multiplexur} \qquad Y$$

$$T_{1} = 0 \qquad 4$$

$$T_{5} = 1 \qquad 5$$

$$T_{6} = 1 \qquad 7$$

$$T_{7} = 0 \qquad T$$

2. 8x3 priority encoder

Do	Di	Dz	\mathcal{D}_3	D,	D ₅	\mathbb{D}_{b}	\mathfrak{D}_{7}	X	y	Z	V
0	0	0	0	0	٥	0	0	X	×	×	0
I	0	0	0	0	0	0	0	0	0	0	t
X	1	0	0	0	0	0	0	0	0	1	1
×	x	1	0	0	0	0	0	0	1	0	1
x	x	x	ı	0	0	0	0	0	1	1	1
X	x	x	X	1	ව	0	0	1	0	0	1
×	×	x	×	×	1	0	0	1	0	(1
×	x	x	×	×	×	4	0	1	1/	D	1
x	x	x	×	×	×	×	1	1	l	1	1

From this touth table, the Boolean expression for the outputs x, y and z aru:

$$Z = \underbrace{\angle (1,3,5,7)}$$

$$= \overline{D_7} \, \overline{D_5} \, \overline{D_5$$

$$y = \sum (2,3,6,7)$$

$$= \overline{D_{1}} \overline{D_{6}} \overline{D_{5}} \overline{D_{7}} \overline{D_{7}} D_{7} D_{7}$$

$$\chi = \Xi \left(\frac{1}{4}, \frac{5}{5}, \frac{1}{6}, \frac{7}{7} \right)$$

$$= \overline{D_7} \, \overline{D_6} \, \overline{D_5} \, D_1 + \overline{D_7} \, \overline{D_6} \, D_5 + \overline{D_7} \, D_1 + \overline{D_7}$$


$$= D_1 + D_5 + D_6 + \overline{D_7}$$

For a single but carry look ahead adder, the total propagation delay is quin by 4T.

Hore uv are cascading 16 h-but carry look ahead module. Therefore the total propagation delay.

Total delay = 16xhT = 6hT

In a carry Look ahead adder, (h-but)




: Total delay = T + 2T + T = LT fa a h-bit Cary Look Ahead Adder.

. Total delay of 64 bit adder = 64T

In case of a parallel adder,

Parallel adder (4-bit)




How, total delay = 8T


.. Fa a 64- bit parallel adder,

Total delay = 64x2T = 128T

The total delay for a 64 bit carry look ahead adder is 64 T whereas that of a parallel adder is 128 T which is twice of the initial. Therefore it is always better to go ahead with the carry look ahead adder as the total delay is low and thus we get the final output faster and accurately.

2r/ Hultiplexer





Truth table:

5	Y
0	To
1	工

a) Implementing an AND gate using a 2x1 multiplexer.
Truth table;

	A	B	У	
-	0	0	0	3 output =0 when A = 0
	1	1	1	3 Output = B when A = 1

$$T_1=B$$

$$T_0=0$$

$$tulliplica$$

$$S_1=A$$

b) Implementing an OK gate using a 201 trultiplexer.

Touth table:

¥	B	y
0	0	0
0	1	1
1	0	1
t	4	1


$$I_1 = 1$$
 $Q \times 1$ Y
 $I_0 = B$ A

Input: a, b, c, d Output: v

a	Ь	c	d	V
0000000	0	0	0	0
0	0	0	0	0
0	0	1	0	0
0	0000-	1	0	0
0	1		0	0000000
0	1	0 0 1 1	1	0
0	1	1		0
0	1	1	0	1
)	0	0	0	
1	0	0	1	D
- [0	1	٥	0
1	00001	1	1	0 00
1	1	0	0	0
3	1	0011001	1	1
t	1	1	0	A. 1
t	1	1	1	


 $v(a,b,c,d) = \leq (7,11,13,14,15)$

To implement v using a 3x8 Devoder:




For a 2×1 multiplexer

The final expression $Y = \overline{5} T_0 + 5 T_1$ Here, $F = W_2 \cdot W_3' + W_1 \cdot W_3 + W_2' \cdot W_3$ $= W_3 \left(W_1 + W_2' \right) + W_2 \cdot W_3'$



				,			
I3	Γ_2	T ₁	T _o	γ ₃	γ ₂	Yı	У
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	O	1	t	1	0
0	0	1	J	1	1	0	1
0	1	0	0	1	1	0	0
0	1	٥	1	1	Ō	J	1
0	1	1	0	1	0	1	0
0	1	1	١	1	0	0	
1	0	0	0	t	0	O	0
١	O	0	1	0	1	1	ı
1	0	1	0	0	V G V	1	0
1	0	14	- J	0	ľ	0	l
1	1	D	D	0	1	0	0
J	1	D	, ,	0	D	1	1
1	1	1	O	0	0	ı	0
(1		(1	0	0	0	1
*							

7.



$$Y_3 = I_3'I_1 + I_3'I_0 + I_3'I_1 + I_3I_1'I_1'I_0'$$


= $I_3'(I_1 + I_0 + I_1) + I_3 I_1'I_1'I_0'$
= $I_3 \oplus (I_2 + I_1 + I_0)$

,J1-	- &	01	111	101	
I3 I2	0	1	13	2	
01	H	1	7	6	
11	1 2	13	15	τς	
lo	8	1	117	10	
		ı	1 1		

邛。	∞	01	11	16
I312	0	T	3	17
01	h	1/5	7	16
ti /	12	1/3	K	1 14
10	8	11	11	10

I,I,	00	01	11^	10
134	D	T	1	2
	L	1	11	6
	12	13	110	π
ľ	8	9	, "	10
L	\longrightarrow	<u> </u>	111	

Circuit Diagram:



For a fine but 2's complement, the outputs are:

$$Y_{1} = I_{1} \oplus (I_{3} + I_{2} + I_{1} + I_{0})$$


$$Y_{3} = I_{3} \oplus (I_{2} + I_{1} + I_{0})$$


$$Y_{2} = I_{2} \oplus (I_{1} + I_{0})$$

$$Y_{1} = I_{2} \oplus I_{1}$$


$$Y_{0} = I_{0}$$







A	В	
0	0	$T_0 = D$
0	1	I,= C5
١	0	$I_2 = CD$
1	1	工3=C+五



10.

A	B	С	D	F	
0	0	0	O	0	JT.
0	0	0	1	1)
00	00	1	-0	00	J I,
00	1	0 0	0	00] T,
00	1	1	0	1	} I3
	0	0	0	0]I,
1	0 0	1	0	1	JI5
1		00	0	0]I,]Is]II,]II,
	1	1	0	0	31,

:, F= Z(1,6,7,9,10,11,12)

