

2/5/2021

Digital Logic And Design

Digital Assignment -1

Name: Neha Ann
Shygen

Reg. No: 20 BAI1230

1. Let F denote the pressure in fuel tank, O denote the pressure in Oxidizer tank and T denote the time.

$F=1 \Rightarrow$ pressure in fuel tank is above the required minimum

$O=1 \Rightarrow$ pressure in oxidizer tank is above the required minimum

$T=1 \Rightarrow$ Time left for the satellite to lift off is more than 10 minutes


Conditions, $Y=1$ if:

- 1) $F=1$ and $O=1$ and $T=0$
- 2) $F=0$ and $T=1$
- 3) $O=0$ and $T=1$

Truth table:

| F | O | T | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

Therefore the 8×1 multiplexer is:



2. 8×3 priority encoder

| D_0 | D_1 | D_2 | D_3 | D_4 | D_5 | D_6 | D_7 | x | y | z | v |
|-------|-------|-------|-------|-------|-------|-------|-------|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | x | x | x | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| x | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| x | x | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| x | x | x | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| x | x | x | x | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| x | x | x | x | x | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| x | x | x | x | x | x | 1 | 0 | 1 | 1 | 0 | 1 |
| x | x | x | x | x | x | x | 1 | 1 | 1 | 1 | 1 |

From this truth table, the Boolean expression for the outputs x , y and z are:

$$z = \sum(1, 3, 5, 7)$$

$$= \overline{D_7} \overline{D_6} \overline{D_5} \overline{D_4} \overline{D_3} \overline{D_2} D_1 + \overline{D_7} \overline{D_6} \overline{D_5} \overline{D_4} D_3 + \overline{D_7} \overline{D_6} D_5 + D_7$$

$$= D_7 + \overline{D_6} D_5 + \overline{D_6} \overline{D_5} \overline{D_4} D_3 + \overline{D_6} \overline{D_5} \overline{D_4} \overline{D_3} \overline{D_2} D_1$$

$$= D_7 + \overline{D_6} (D_5 + \overline{D_5} \overline{D_4} D_3 + \overline{D_5} \overline{D_4} \overline{D_3} \overline{D_2} D_1)$$

$$= D_7 + \overline{D_6} (D_5 + \overline{D_4} (D_3 + \overline{D_2} \overline{D_3} D_1))$$

$$= D_7 + \overline{D_6} [D_5 + \overline{D_4} (D_3 + \overline{D_2} D_1)]$$

$$y = \sum(2, 3, 6, 7)$$

$$= \overline{D_7} \overline{D_6} \overline{D_5} \overline{D_4} \overline{D_3} D_2 + \overline{D_7} \overline{D_6} \overline{D_5} \overline{D_4} D_3 + \overline{D_7} D_6 + D_7$$

$$= \overline{D_5} \overline{D_4} D_2 + \overline{D_5} \overline{D_4} D_3 + D_6 + D_7$$

$$= \overline{D_5} \overline{D_4} (D_2 + D_3) + D_6 + D_7$$

$$x = \sum(4, 5, 6, 7)$$

$$= \overline{D_7} \overline{D_6} \overline{D_5} D_4 + \overline{D_7} \overline{D_6} D_5 + \overline{D_7} D_6 + D_7$$


$$= D_4 + D_5 + D_6 + D_7$$

3. For a single bit carry lookahead adder, the total propagation delay is given by $4T$.

Here we are cascading 16, h -bit carry look ahead module. Therefore the total propagation delay,

$$\text{Total delay} = 16 \times 4T = \underline{\underline{64T}}$$

In a carry Look ahead adder, (h-bit)




\therefore Total delay = $T + 2T + T = 4T$ for a h-bit Carry Look Ahead Adder.

\therefore Total delay of 64 bit adder = $64T$

In case of a parallel adder,

Parallel adder (h-bit)





Here, total delay = $8T$

\therefore For a 64-bit parallel adder,

Total delay = $64 \times 2T = 128T$

The total delay for a 64 bit carry look ahead adder is $64T$ whereas that of a parallel adder is $128T$ which is twice of the initial. Therefore it is always better to go ahead with the carry look ahead adder as the total delay is low and thus we get the final output faster and accurately.

2x1 Multiplexer



Truth table:

| S | Y |
|---|-------|
| 0 | I_0 |
| 1 | I_1 |


a) Implementing an AND gate using a 2x1 multiplexer

Truth table:

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

} Output = 0 when A = 0

} Output = B when A = 1




b) Implementing an OR gate using a 2x1 multiplexer.

Truth table:

| <u>A</u> | <u>B</u> | <u>Y</u> |
|----------|----------|----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

} output = B when A = 0

} output = 1 when A = 1




5. Inputs : a, b, c, d
Output : v

| a | b | c | d | v |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |


$$v(a, b, c, d) = \sum (7, 11, 13, 14, 15)$$

To implement v using a 3×8 Decoder:



6. For a 2×1 multiplexer
The final expression $Y = \bar{S}I_0 + SI_1$

$$\begin{aligned} \text{Here, } F &= w_2 \cdot w_3' + w_1 w_3 + w_2' w_3 \\ &= w_3(w_1 + w_2) + w_2 w_3' \end{aligned}$$



7.

| I_3 | I_2 | I_1 | I_0 | γ_3 | γ_2 | γ_1 | γ_0 |
|-------|-------|-------|-------|------------|------------|------------|------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |

| | | $I_1 I_0$ | | | |
|-----------|----|-----------|----|----|----|
| $I_3 I_2$ | | 00 | 01 | 11 | 10 |
| | 00 | 0 | 1 | 3 | 2 |
| | 01 | 4 | 5 | 7 | 6 |
| | 11 | 12 | 13 | 15 | 14 |
| | 10 | 8 | 9 | 11 | 10 |

$$\begin{aligned}
 Y_3 &= I_3' I_2 + I_3' I_0 + I_3' I_1 + I_3 I_2' I_1' I_0' \\
 &= I_3' (I_2 + I_0 + I_1) + I_3 I_2' I_1' I_0' \\
 &= \underline{I_3 \oplus (I_2 + I_1 + I_0)}
 \end{aligned}$$

| | | $I_1 I_0$ | | | |
|-----------|----|-----------|----|----|----|
| $I_3 I_2$ | | 00 | 01 | 11 | 10 |
| | 00 | 0 | 1 | 3 | 2 |
| | 01 | 4 | 5 | 7 | 6 |
| | 11 | 12 | 13 | 15 | 14 |
| | 10 | 8 | 9 | 11 | 10 |

$$\begin{aligned}
 Y_2 &= I_2' I_0 + I_2' I_1 + I_2 I_1' I_0' \\
 &= I_2' (I_0 + I_1) + I_2 I_1' I_0' \\
 &= \underline{I_2 \oplus (I_1 + I_0)}
 \end{aligned}$$


| | | $I_1 I_0$ | | | |
|-----------|----|-----------|----|----|----|
| $I_3 I_2$ | | 00 | 01 | 11 | 10 |
| | 00 | 0 | 1 | 3 | 2 |
| | 01 | 4 | 5 | 7 | 6 |
| | 11 | 12 | 13 | 15 | 14 |
| | 10 | 8 | 9 | 11 | 10 |

$$\begin{aligned}
 Y_1 &= I_1' I_0 + I_1 I_0' \\
 &= \underline{I_1 \oplus I_0}
 \end{aligned}$$

| | | $I_1 I_0$ | | | |
|-----------|----|-----------|----|----|----|
| $I_3 I_2$ | | 00 | 01 | 11 | 10 |
| | 00 | 0 | 1 | 3 | 2 |
| | 01 | 4 | 5 | 7 | 6 |
| | 11 | 12 | 13 | 15 | 14 |
| | 10 | 8 | 9 | 11 | 10 |

$$Y_0 = \underline{I_0}$$

Circuit Diagram:



For a four bit 2's complement, the outputs are:

$$Y_4 = I_4 \oplus (I_3 + I_2 + I_1 + I_0)$$


$$Y_3 = I_3 \oplus (I_2 + I_1 + I_0)$$

$$Y_2 = I_2 \oplus (I_1 + I_0)$$

$$Y_1 = I_2 \oplus I_1$$

$$Y_0 = I_0$$

8.



9.

$$F_1(A, B, C, D) = \sum(1, 3, 4, 11, 12, 14, 15)$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 1 | 1 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |


| A | B |
|---|---|
| 0 | 0 |
| 0 | 1 |
| 1 | 0 |
| 1 | 1 |

$$I_0 = D$$

$$I_1 = \bar{C}D$$

$$I_2 = CD$$

$$I_3 = C + D$$



10.

8x1 Multiplexer

$$I_0 = D$$

$$I_1 = 0$$

$$I_2 = 0$$

$$I_3 = 1$$

$$I_4 = D$$

$$I_5 = 1$$

$$I_6 = D'$$

$$I_7 = 0$$

| A | B | C | D | F | |
|---|---|---|---|---|-------|
| 0 | 0 | 0 | 0 | 0 | I_0 |
| 0 | 0 | 0 | 1 | 1 | |
| 0 | 0 | 1 | 0 | 0 | I_1 |
| 0 | 0 | 1 | 1 | 0 | |
| 0 | 1 | 0 | 0 | 0 | I_2 |
| 0 | 1 | 0 | 1 | 0 | |
| 0 | 1 | 1 | 0 | 1 | I_3 |
| 0 | 1 | 1 | 1 | 1 | |
| 1 | 0 | 0 | 0 | 0 | I_4 |
| 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 0 | 1 | I_5 |
| 1 | 0 | 1 | 1 | 1 | |
| 1 | 1 | 0 | 0 | 1 | I_6 |
| 1 | 1 | 0 | 1 | 0 | |
| 1 | 1 | 1 | 0 | 0 | I_7 |
| 1 | 1 | 1 | 1 | 0 | |

$$\therefore F = \sum (1, 6, 7, 9, 10, 11, 12)$$

| AB \ CD | 00 | 01 | 11 | 10 |
|---------|----|----|----|----|
| 00 | 0 | 1 | 3 | 2 |
| 01 | 4 | 5 | 7 | 6 |
| 11 | 12 | 13 | 15 | 14 |
| 10 | 8 | 9 | 11 | 10 |

$$\Rightarrow F = \bar{A}BC + A\bar{B}C + \bar{B}\bar{C}D + AB\bar{C}\bar{D}$$