Click Here to upgrade to
Unlimited Pages and Expanded Features

```
-- Engineer:
-- Create Date: 26.07.2017 09:58:59
-- Design Name:
-- Module Name: adder - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
__
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity adder is
    Port (X: in STD LOGIC VECTOR (7 downto 0);
           Y : in STD LOGIC VECTOR (7 downto 0);
           Z : out STD LOGIC VECTOR (7 downto 0);
           cel : in STD LOGIC;
          clk1 : in STD LOGIC);
end adder;
architecture Behavioral of adder is
component design 1 adder is
port (X : in STD_LOGIC_VECTOR (7 downto 0);
           Y: in STD LOGIC VECTOR (7 downto 0);
           Z : out STD LOGIC VECTOR (7 downto 0);
           cel : in STD LOGIC;
           clk1 : in STD LOGIC );
           end component design 1 adder;
       signal A: std logic vector(7 downto 0);
       signal B: std logic vector(7 downto 0);
```



```
vector(7 downto 0);
                                       .C;
                                       JOGIC;
begin
  A(7 downto 0) <= X(7 downto 0);
B(7 downto 0) <= Y(7 downto 0);
 S(7 \text{ downto } 0) \le Z(7 \text{ downto } 0);
   CE1 <= ce1;
   CLK1 <= clk1;
 design_1_adder_1 : component design 1 adder
   port \overline{\text{map}}(X(7 \text{ downto } 0) \Rightarrow A(7 \text{ downto } 0);
                 Y(7 \text{ downto } 0) \Rightarrow B(7 \text{ downto } 0);
                 Z(7 \text{ downto } 0) \Rightarrow S(7 \text{ downto } 0);
                       ce1 => CE ;
```

clk1 => CLK);

end Behavioral;