==============================================================

File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC

Version: 2017.2

Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.

INFO: [HLS 200-10] Setting target device to 'xc7a35tcpg236-3'

INFO: [COSIM 212-47] Using XSIM for RTL simulation.

INFO: [COSIM 212-14] Instrumenting C test bench ...

INFO: [COSIM 212-302] Starting C TB testing ...

ERROR: [COSIM 212-330] Aborting co-simulation: top function 'matrixmul' is not invoked in the test bench.

ERROR: [COSIM 212-4] \*\*\* C/RTL co-simulation finished: FAIL \*\*\*

command 'ap\_source' returned error code

while executing

"source /opt/Xilinx/Vivado\_HLS/2017.2/bin/INTEGER\_MATRIX\_MULTIPLICATION/MATRIXMULTIPLICATION\_16\_SEQUENCE\_INTEGER/solution1/cosim.tcl"

invoked from within

"hls::main /opt/Xilinx/Vivado\_HLS/2017.2/bin/INTEGER\_MATRIX\_MULTIPLICATION/MATRIXMULTIPLICATION\_16\_SEQUENCE\_INTEGER/solution1/cosim.tcl"

("uplevel" body line 1)

invoked from within

"uplevel 1 hls::main {\*}$args"

(procedure "hls\_proc" line 5)

invoked from within

"hls\_proc $argv"