==============================================================

File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC

Version: 2017.2

Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.

INFO: [HLS 200-10] Setting target device to 'xc7a35tcpg236-3'

INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.