\*\*\* Running vivado

with args -log design\_1\_simple\_0\_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design\_1\_simple\_0\_0.tcl

\*\*\*\*\*\* Vivado v2017.2 (64-bit)

\*\*\*\* SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017

\*\*\*\* IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017

\*\* Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design\_1\_simple\_0\_0.tcl -notrace

Command: synth\_design -top design\_1\_simple\_0\_0 -part xcku035-ffva1156-3-e -mode out\_of\_context

Starting synth\_design

Attempting to get a license for feature 'Synthesis' and/or device 'xcku035-ffva1156'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035-ffva1156'

INFO: Launching helper process for spawning children vivado processes

INFO: Helper process launched with PID 27397

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1164.539 ; gain = 17.000 ; free physical = 512 ; free virtual = 5110

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'design\_1\_simple\_0\_0' [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ip/design\_1\_simple\_0\_0/synth/design\_1\_simple\_0\_0.v:57]

INFO: [Synth 8-638] synthesizing module 'simple' [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:12]

INFO: [Synth 8-5534] Detected attribute (\* fsm\_encoding = "none" \*) [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:111]

INFO: [Synth 8-638] synthesizing module 'simple\_fadd\_32ns\_bkb' [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple\_fadd\_32ns\_bkb.v:11]

INFO: [Synth 8-638] synthesizing module 'simple\_ap\_fadd\_2\_full\_dsp\_32' [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/ip/simple\_ap\_fadd\_2\_full\_dsp\_32.vhd:72]

INFO: [Synth 8-3491] module 'floating\_point\_v7\_1\_4' declared at '/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/4a02/hdl/floating\_point\_v7\_1\_vh\_rfs.vhd:91604' bound to instance 'U0' of component 'floating\_point\_v7\_1\_4' [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/ip/simple\_ap\_fadd\_2\_full\_dsp\_32.vhd:197]

INFO: [Synth 8-256] done synthesizing module 'simple\_ap\_fadd\_2\_full\_dsp\_32' (18#1) [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/ip/simple\_ap\_fadd\_2\_full\_dsp\_32.vhd:72]

INFO: [Synth 8-256] done synthesizing module 'simple\_fadd\_32ns\_bkb' (19#1) [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple\_fadd\_32ns\_bkb.v:11]

WARNING: [Synth 8-6014] Unused sequential element ap\_ready\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:275]

WARNING: [Synth 8-6014] Unused sequential element c\_0\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:283]

WARNING: [Synth 8-6014] Unused sequential element c\_1\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:291]

WARNING: [Synth 8-6014] Unused sequential element c\_2\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:299]

WARNING: [Synth 8-6014] Unused sequential element c\_3\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:307]

WARNING: [Synth 8-6014] Unused sequential element c\_4\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:315]

WARNING: [Synth 8-6014] Unused sequential element c\_5\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:323]

WARNING: [Synth 8-6014] Unused sequential element c\_6\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:331]

WARNING: [Synth 8-6014] Unused sequential element c\_7\_ap\_vld\_reg was removed. [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:339]

INFO: [Synth 8-256] done synthesizing module 'simple' (20#1) [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ipshared/5e80/hdl/verilog/simple.v:12]

INFO: [Synth 8-256] done synthesizing module 'design\_1\_simple\_0\_0' (21#1) [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ip/design\_1\_simple\_0\_0/synth/design\_1\_simple\_0\_0.v:57]

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized45 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized45 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized45 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized45 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized45 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized49 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized49 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized49 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized49 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized49 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized47 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized47 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized47 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized47 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized47 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized41 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized41 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized41 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized39 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized39 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized39 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized39 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized39 has unconnected port SINIT

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized3 has unconnected port B[8]

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized55 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized55 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized55 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized55 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized55 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized53 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized53 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized53 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized53 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized53 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized51 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized51 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized51 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized51 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized51 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized35 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized35 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized35 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized43 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized43 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized43 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized23 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized23 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized23 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized37 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized37 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized37 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized3 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized3 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized3 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized3 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized3 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized9 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized9 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized9 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized9 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized9 has unconnected port SINIT

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[14]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[13]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[12]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[11]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[10]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[9]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[8]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[7]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[6]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[5]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[4]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[3]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[2]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[1]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized2 has unconnected port CARRYS\_OUT[0]

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized11 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized11 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized11 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized11 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized11 has unconnected port SINIT

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized1 has unconnected port CARRYS\_OUT[2]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized1 has unconnected port CARRYS\_OUT[1]

WARNING: [Synth 8-3331] design carry\_chain\_\_parameterized1 has unconnected port CARRYS\_OUT[0]

WARNING: [Synth 8-3331] design compare\_eq\_im\_\_parameterized0 has unconnected port CARRYS\_OUT[0]

WARNING: [Synth 8-3331] design special\_detect has unconnected port A[31]

WARNING: [Synth 8-3331] design flt\_add\_exp\_sp has unconnected port ZERO\_ALIGN

WARNING: [Synth 8-3331] design flt\_add\_exp\_sp has unconnected port ROUND\_EXP\_INC

WARNING: [Synth 8-3331] design flt\_add\_exp\_sp has unconnected port ADD\_MANT\_MSBS[1]

WARNING: [Synth 8-3331] design flt\_add\_exp\_sp has unconnected port ADD\_MANT\_MSBS[0]

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized33 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized33 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized33 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized33 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized33 has unconnected port SINIT

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized15 has unconnected port CLK

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized15 has unconnected port CE

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized15 has unconnected port SCLR

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized15 has unconnected port SSET

WARNING: [Synth 8-3331] design xbip\_pipe\_v3\_0\_3\_viv\_\_parameterized15 has unconnected port SINIT

INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set\_msg\_config to change the current settings.

---------------------------------------------------------------------------------

Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.043 ; gain = 102.504 ; free physical = 505 ; free virtual = 5106

---------------------------------------------------------------------------------

Report Check Netlist:

+------+------------------+-------+---------+-------+------------------+

| |Item |Errors |Warnings |Status |Description |

+------+------------------+-------+---------+-------+------------------+

|1 |multi\_driven\_nets | 0| 0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.043 ; gain = 102.504 ; free physical = 507 ; free virtual = 5108

---------------------------------------------------------------------------------

INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Device 21-403] Loading part xcku035-ffva1156-3-e

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints

Initializing timing engine

Parsing XDC File [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ip/design\_1\_simple\_0\_0/constraints/simple\_ooc.xdc] for cell 'inst'

Finished Parsing XDC File [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.srcs/sources\_1/bd/design\_1/ip/design\_1\_simple\_0\_0/constraints/simple\_ooc.xdc] for cell 'inst'

Parsing XDC File [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.runs/design\_1\_simple\_0\_0\_synth\_1/dont\_touch.xdc]

Finished Parsing XDC File [/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.runs/design\_1\_simple\_0\_0\_synth\_1/dont\_touch.xdc]

Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:

A total of 104 instances were transformed.

DSP48E1 => DSP48E2 (DSP\_ALU, DSP\_A\_B\_DATA, DSP\_C\_DATA, DSP\_M\_DATA, DSP\_MULTIPLIER, DSP\_OUTPUT, DSP\_PREADD, DSP\_PREADD\_DATA): 16 instances

FDE => FDRE: 88 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1764.117 ; gain = 1.000 ; free physical = 109 ; free virtual = 4654

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.121 ; gain = 616.582 ; free physical = 188 ; free virtual = 4733

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Loading Part and Timing Information

---------------------------------------------------------------------------------

Loading part: xcku035-ffva1156-3-e

---------------------------------------------------------------------------------

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.121 ; gain = 616.582 ; free physical = 188 ; free virtual = 4733

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying 'set\_property' XDC Constraints

---------------------------------------------------------------------------------

Applied set\_property DONT\_TOUCH = true for inst. (constraint file /opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.runs/design\_1\_simple\_0\_0\_synth\_1/dont\_touch.xdc, line 9).

---------------------------------------------------------------------------------

Finished applying 'set\_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1764.121 ; gain = 616.582 ; free physical = 189 ; free virtual = 4735

---------------------------------------------------------------------------------

INFO: [Synth 8-5546] ROM "exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5544] ROM "det\_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

INFO: [Synth 8-4490] FSM extraction disabled for register 'ap\_CS\_fsm\_reg' through user attribute

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1764.121 ; gain = 616.582 ; free physical = 181 ; free virtual = 4726

---------------------------------------------------------------------------------

INFO: [Synth 8-223] decloning instance 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/DELAY\_DIVIDE\_BY\_ZERO' (delay\_\_parameterized0) to 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/DELAY\_ACCUM\_OVERFLOW'

INFO: [Synth 8-223] decloning instance 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/DELAY\_DIVIDE\_BY\_ZERO' (delay\_\_parameterized0) to 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/DELAY\_ACCUM\_INPUT\_OVERFLOW'

INFO: [Synth 8-223] decloning instance 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.ALIGN\_ADD/SUB\_DELAY' (delay\_\_parameterized0) to 'simple\_fadd\_32ns\_bkb:/simple\_ap\_fadd\_2\_full\_dsp\_32\_u/U0/i\_synth/ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.ALIGN\_ADD/SUB\_ADD\_IP\_DELAY'

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start RTL Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished RTL Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start RTL Hierarchical Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished RTL Hierarchical Component Statistics

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Part Resource Summary

---------------------------------------------------------------------------------

Part Resources:

DSPs: 1700 (col length:120)

BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)

---------------------------------------------------------------------------------

Finished Part Resource Summary

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Cross Boundary and Area Optimization

---------------------------------------------------------------------------------

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_A/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_one\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/COND\_DET\_B/exp\_all\_zero\_ip" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/exp\_over\_int" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-5546] ROM "ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.EXP/ip\_sig" won't be mapped to RAM because it is too sparse

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_1.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_1.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_2.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_2.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_3.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_3.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_4.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_4.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_5.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_5.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_6.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_6.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_7.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv\_\_7.

INFO: [Synth 8-3332] Sequential element (i\_nd\_to\_rdy/opt\_has\_pipe.i\_pipe[2].pipe\_reg[2][0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv.

INFO: [Synth 8-3332] Sequential element (ADDSUB\_OP.ADDSUB/SPEED\_OP.DSP.OP/DSP48E1\_BODY.NORM\_RND/FULL\_USAGE\_DSP.LOD/NORM\_DELAY/i\_pipe/opt\_has\_pipe.first\_q\_reg[0]) is unused and will be removed from module floating\_point\_v7\_1\_4\_viv.

---------------------------------------------------------------------------------

Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1764.125 ; gain = 616.586 ; free physical = 160 ; free virtual = 4709

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1944.137 ; gain = 796.598 ; free physical = 117 ; free virtual = 4392

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Timing Optimization

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1962.148 ; gain = 814.609 ; free physical = 109 ; free virtual = 4385

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Technology Mapping

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 169 ; free virtual = 4382

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Flattening Before IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Flattening Before IO Insertion

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Final Netlist Cleanup

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 168 ; free virtual = 4381

---------------------------------------------------------------------------------

Report Check Netlist:

+------+------------------+-------+---------+-------+------------------+

| |Item |Errors |Warnings |Status |Description |

+------+------------------+-------+---------+-------+------------------+

|1 |multi\_driven\_nets | 0| 0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------

Start Renaming Generated Instances

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 168 ; free virtual = 4381

---------------------------------------------------------------------------------

Report RTL Partitions:

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+

+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 165 ; free virtual = 4378

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Renaming Generated Ports

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 165 ; free virtual = 4378

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Handling Custom Attributes

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 165 ; free virtual = 4378

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Renaming Generated Nets

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 165 ; free virtual = 4378

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report

---------------------------------------------------------------------------------

Report BlackBoxes:

+-+--------------+----------+

| |BlackBox name |Instances |

+-+--------------+----------+

+-+--------------+----------+

Report Cell Usage:

+------+--------+------+

| |Cell |Count |

+------+--------+------+

|1 |DSP48E1 | 16|

|2 |LUT1 | 8|

|3 |LUT2 | 97|

|4 |LUT3 | 577|

|5 |LUT4 | 600|

|6 |LUT5 | 489|

|7 |LUT6 | 376|

|8 |MUXCY | 464|

|9 |XORCY | 136|

|10 |FDE | 88|

|11 |FDRE | 1523|

|12 |FDSE | 1|

+------+--------+------+

---------------------------------------------------------------------------------

Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1972.172 ; gain = 824.633 ; free physical = 165 ; free virtual = 4378

---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 416 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1972.172 ; gain = 310.559 ; free physical = 188 ; free virtual = 4402

Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 1972.180 ; gain = 824.633 ; free physical = 188 ; free virtual = 4402

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Netlist 29-17] Analyzing 704 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:

A total of 184 instances were transformed.

(CARRY4) => CARRY8: 80 instances

DSP48E1 => DSP48E2 (DSP\_ALU, DSP\_A\_B\_DATA, DSP\_C\_DATA, DSP\_MULTIPLIER, DSP\_M\_DATA, DSP\_OUTPUT, DSP\_PREADD\_DATA, DSP\_PREADD): 16 instances

FDE => FDRE: 88 instances

98 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth\_design completed successfully

synth\_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1999.805 ; gain = 864.848 ; free physical = 148 ; free virtual = 4381

INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Vivado/2017.2/bin/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1/UNROLL\_FLOAT\_9\_MARCH\_NEW\_1\_2\_1.runs/design\_1\_simple\_0\_0\_synth\_1/design\_1\_simple\_0\_0.dcp' has been generated.