



LM555 Timer

1 Features

- Direct Replacement for SE555/NE555
- Timing from Microseconds through Hours
- Operates in Both Astable and Monostable Modes
- Adjustable Duty Cycle
- Output Can Source or Sink 200 mA
- Output and Supply TTL Compatible
- Temperature Stability Better than 0.005% per °C
- Normally On and Normally Off Output
- Available in 8-pin VSSOP Package

2 Applications

- Precision Timing
- Pulse Generation
- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Linear Ramp Generator

3 Description


The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

Device Information⁽¹⁾


PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM555	SOIC (8)	4.90 mm × 3.91 mm
	PDIP (8)	9.81 mm × 6.35 mm
	VSSOP (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Schematic Diagram



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
5	Control Voltage	I	Controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform
7	Discharge	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of the supply voltage
1	GND	O	Ground reference voltage
3	Output	O	Output driven waveform
4	Reset	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to VCC to avoid false triggering
6	Threshold	I	Compares the voltage applied to the terminal with a reference voltage of 2/3 Vcc. The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop
2	Trigger	I	Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin
8	V ⁺	I	Supply voltage with respect to GND

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

			MIN	MAX	UNIT
Power Dissipation ⁽³⁾		LM555CM, LM555CN ⁽⁴⁾		1180	mW
		LM555CMM		613	mW
Soldering Information	PDIP Package	Soldering (10 Seconds)		260	°C
	Small Outline Packages (SOIC and VSSOP)	Vapor Phase (60 Seconds)		215	°C
		Infrared (15 Seconds)		220	°C
Storage temperature, T _{stg}			−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.
- (3) For operating at elevated temperatures the device must be derated above 25°C based on a 150°C maximum junction temperature and a thermal resistance of 106°C/W (PDIP), 170°C/W (SOIC-8), and 204°C/W (VSSOP) junction to ambient.
- (4) Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500 ⁽²⁾	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) The ESD information listed is for the SOIC package.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply Voltage		18	V
Temperature, T _A	0	70	°C
Operating junction temperature, T _J		70	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		LM555			UNIT
		PDIP	SOIC	VSSOP	
		8 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	106	170	204	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

(T_A = 25°C, V_{CC} = 5 V to 15 V, unless otherwise specified)⁽¹⁾⁽²⁾

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage		4.5		16	V
Supply Current	V _{CC} = 5 V, R _L = ∞		3	6	mA
	V _{CC} = 15 V, R _L = ∞ (Low State) ⁽³⁾		10	15	
Timing Error, Monostable					
Initial Accuracy			1 %		
Drift with Temperature	R _A = 1 k to 100 kΩ,		50		ppm/°C
	C = 0.1 μF, ⁽⁴⁾				
Accuracy over Temperature			1.5 %		
Drift with Supply			0.1 %		V
Timing Error, Astable					
Initial Accuracy			2.25		
Drift with Temperature	R _A , R _B = 1 k to 100 kΩ,		150		ppm/°C
	C = 0.1 μF, ⁽⁴⁾				
Accuracy over Temperature			3.0%		
Drift with Supply			0.30 %		/V
Threshold Voltage			0.667		x V _{CC}
Trigger Voltage	V _{CC} = 15 V		5		V
	V _{CC} = 5 V		1.67		V
Trigger Current			0.5	0.9	μA
Reset Voltage		0.4	0.5	1	V
Reset Current			0.1	0.4	mA
Threshold Current	⁽⁵⁾		0.1	0.25	μA
Control Voltage Level	V _{CC} = 15 V	9	10	11	V
	V _{CC} = 5 V	2.6	3.33	4	
Pin 7 Leakage Output High			1	100	nA
Pin 7 Sat ⁽⁶⁾					
Output Low	V _{CC} = 15 V, I _L = 15 mA		180		mV
Output Low	V _{CC} = 4.5 V, I _L = 4.5 mA		80	200	mV
Output Voltage Drop (Low)	V _{CC} = 15 V				
	I _{SINK} = 10 mA		0.1	0.25	V
	I _{SINK} = 50 mA		0.4	0.75	V
	I _{SINK} = 100 mA		2	2.5	V
	I _{SINK} = 200 mA		2.5		V
	V _{CC} = 5 V				
	I _{SINK} = 8 mA				V
	I _{SINK} = 5 mA		0.25	0.35	V

(1) All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) **Absolute Maximum Ratings** indicate limits beyond which damage to the device may occur. **Recommended Operating Conditions** indicate conditions for which the device is functional, but do not ensure specific performance limits. **Electrical Characteristics** state DC and AC electrical specifications under particular test conditions which ensures specific performance limits. This assumes that the device is within the **Recommended Operating Conditions**. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) Supply current when output high typically 1 mA less at V_{CC} = 5 V.

(4) Tested at V_{CC} = 5 V and V_{CC} = 15 V.

(5) This will determine the maximum value of R_A + R_B for 15 V operation. The maximum total (R_A + R_B) is 20 MΩ.

(6) No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.