

Verilog Assignment #2

Nehal Khaled Ibrahim 7118

1.N-bit Multiplexers:

TestBench:

```

1 `timescale 1ns/1ps
2 module main;
3 reg [7:0] D0, D1, D2, D3;
4 reg [1:0] S;
5 wire [7:0] Y;
6 mux4_8 mux_4(.d0(D0), .d1(D1), .d2(D2), .d3(D3), .s(S), .y(Y));
7 reg [11:0] D0_2, D1_2, D2_2, D3_2;
8 reg [1:0] S2;
9 wire [11:0] Y2;
10 mux4_12 mux_4_12(.d0(D0_2), .d1(D1_2), .d2(D2_2), .d3(D3_2), .s(S2), .y(Y2));
11 initial
12 begin
13     S[0] = 0;
14     S[1] = 0;
15     D0 = 8'b10111101;
16     D1 = 8'b01001011;
17     D2 = 8'b01111001;
18     D3 = 8'b10001010;
19     $display("d0=%b,d1=%b,d2=%b,d3=%b",D0, D1, D2, D3);
20     #10
21     $display("when s=00, y= %b", Y);
22     S[0] = 1;
23     S[1] = 0;
24     #10
25     $display("when s=01, y= %b", Y);
26     S[0] = 0;
27     S[1] = 1;
28     #10
29     $display("when s=10, y= %b", Y);
30     S[0] = 1;
31     S[1] = 1;
32     #10
33     $display("when s=11, y= %b", Y);
34     S2[0] = 0;
35     S2[1] = 0;
36     D0_2 = 12'b001111001000;
37     D1_2 = 12'b110010101010;
38     D2_2 = 12'b111010010101;
39     D3_2 = 12'b101010100011;
40     $display("d0_2=%b,d1_2=%b,d2_2=%b,d3_2=%b",D0_2, D1_2, D2_2, D3_2);
41     #10
42     $display("when s = 00 y2= %b", Y2);
43     S2[0] = 1;
44     S2[1] = 0;
45     #10
46     $display("when s = 01 y2= %b", Y2);
47     S2[0] = 0;
48     S2[1] = 1;
49     #10
50     $display("when s = 10 y2= %b", Y2);
51     S2[0] = 1;
52     S2[1] = 1;
53     #10
54     $display("when s = 11 y2= %b", Y2);
55 end
56 endmodule

```

Design:

```

1 `timescale 1ns/1ps
2 module mux2
3     #(parameter width = 8)
4     (input [width-1:0] d0, d1, input s, output [width-1:0] y);
5     assign y = s ? d1 : d0;
6 endmodule
7
8 module mux4_8(input [7:0] d0, d1, d2, d3, input [1:0] s, output [7:0] y);
9     wire [7:0] low, hi;
10    mux2 lowmux(d0, d1, s[0], low);
11    mux2 himux(d2, d3, s[0], hi);
12    mux2 outmux(low, hi, s[1], y);
13 endmodule
14
15 module mux4_12(input [11:0] d0, d1, d2, d3, input [1:0] s, output [11:0] y);
16     wire [11:0] low, hi;
17     mux2 #(12) lowmux(d0, d1, s[0], low);
18     mux2 #(12) himux(d2, d3, s[0], hi);
19     mux2 #(12) outmux(low, hi, s[1], y);
20 endmodule

```

Result:

```

d0=10111101,d1=01001011,d2=01111001,d3=10001010
when s=00, y= 10111101
when s=01, y= 01001011
when s=10, y= 01111001
when s=11, y= 10001010
d0_2=001111001000,d1_2=110010101010,d2_2=111010010101,d3_2=101010100011
when s = 00 y2= 001111001000
when s = 01 y2= 110010101010
when s = 10 y2= 111010010101
when s = 11 y2= 101010100011

```

2.N-bit AND gate:

TestBench:

```

1 module main;
2 reg [7:0] A;
3 wire Y;
4 and_N_bits and_n_bits(.a(A), .y(Y));
5 initial
6 begin
7     A = 8'b10111011;
8     $display("A= %b",A);
9     #10
10    $display("Y= %b", Y);
11 end
12 endmodule

```

Design:

```

1 module and_N_bits
2     #(parameter width = 8)
3     (input [width-1:0] a, output y);
4     genvar i;
5     wire [width-1:1] x;
6     generate
7         for(i=1; i<width; i=i+1) begin:forloop
8             if(i == 1)
9                 assign x[1] = a[0] & a[1];
10            else
11                assign x[i] = a[i] & x[i-1];
12            end
13        endgenerate
14        assign y = x[width-1];
15    endmodule

```

Result:

```

A= 10111011
Y= 0

```

3.Full Adder by nonblocking assignments:

TestBench:

```

1 `timescale 1ns/1ps
2 module main;
3 reg A, B, Cin;
4 wire S, Cout;
5 fulladder full_Adder(.a(A), .b(B), .cin(Cin), .s(S), .cout(Cout));
6 initial
7 begin
8   A = 1;
9   B = 0;
10  Cin = 0;
11  $display("A= %b, B= %b, Cin= %b", A, B, Cin);
12  #10
13  $display("sum= %b, Cout= %b", S, Cout);
14  A = 1;
15  B = 1;
16  Cin = 0;
17  $display("A= %b, B= %b, Cin= %b", A, B, Cin);
18  #10
19  $display("sum= %b, Cout= %b", S, Cout);
20  A = 0;
21  B = 0;
22  Cin = 1;
23  $display("A= %b, B= %b, Cin= %b", A, B, Cin);
24  #10
25  $display("sum= %b, Cout= %b", S, Cout);
26  A = 1;
27  B = 1;
28  Cin = 1;
29  $display("A= %b, B= %b, Cin= %b", A, B, Cin);
30  #10
31  $display("sum= %b, Cout= %b", S, Cout);
32 end
33 endmodule

```

Design:

```

1 `timescale 1ns/1ps
2 module fulladder (input a, b, cin, output reg s, cout);
3   reg p,g;
4   always @ (*)
5   begin
6     p <= a ^ b;
7     g <= a & b;
8     s <= p ^ cin;
9     cout <= g | (p & cin);
10  end
11 endmodule

```

Result:

```

A= 1, B= 0, Cin= 0
sum= 1, Cout= 0
A= 1, B= 1, Cin= 0
sum= 0, Cout= 1
A= 0, B= 0, Cin= 1
sum= 1, Cout= 0
A= 1, B= 1, Cin= 1
sum= 1, Cout= 1

```

4. Logic gates with delay:

TestBench:

```
1  `timescale 1ns/1ps
2  module main;
3      reg A, B, C;
4      wire Y;
5      example ex(.a(A), .b(B), .c(C), .y(Y));
6      initial
7      begin
8          $dumpvars(1,ex);
9          A = 0;
10         B = 0;
11         C = 0;
12         $display("A= %b,B= %b,C= %b", A, B, C);
13         #10
14         $display("Y= %b", Y);
15         A = 0;
16         B = 0;
17         C = 1;
18         $display("A= %b,B= %b,C= %b", A, B, C);
19         #10
20         $display("Y= %b", Y);
21         A = 0;
22         B = 1;
23         C = 0;
24         $display("A= %b,B= %b,C= %b", A, B, C);
25         #10
26         $display("Y= %b", Y);
27         A = 0;
28         B = 1;
29         C = 1;
30         $display("A= %b,B= %b,C= %b", A, B, C);
31         #10
32         $display("Y= %b", Y);
33         A = 1;
34         B = 0;
35         C = 0;
36         $display("A= %b,B= %b,C= %b", A, B, C);
37         #10
38         $display("Y= %b", Y);
39
40         A = 1;
41         B = 0;
42         C = 1;
43         $display("A= %b,B= %b,C= %b", A, B, C);
44         #10
45         $display("Y= %b", Y);
46         A = 1;
47         B = 1;
48         C = 0;
49         $display("A= %b,B= %b,C= %b", A, B, C);
50         #10
51         $display("Y= %b", Y);
52         A = 1;
53         B = 1;
54         C = 1;
55         $display("A= %b,B= %b,C= %b", A, B, C);
56         #10
57         $display("Y= %b", Y);
58     end
59 endmodule
```

Design:

```
1 `timescale 1ns/1ps
2 module example (input a, b, c, output y);
3     wire ab, bb, cb, n1, n2, n3;
4     assign #1 {ab, bb, cb} = ~ {a, b, c};
5     assign #2 n1 = ab & bb & cb;
6     assign #2 n2 = a & bb & cb;
7     assign #2 n3 = a & bb & c;
8     assign #4 y = n1 | n2 | n3;
9 endmodule
```

Result:

```
A= 0,B= 0,C= 0
Y= 1
A= 0,B= 0,C= 1
Y= 0
A= 0,B= 1,C= 0
Y= 0
A= 0,B= 1,C= 1
Y= 0
A= 1,B= 0,C= 0
Y= 1
A= 1,B= 0,C= 1
Y= 1
A= 1,B= 1,C= 0
Y= 0
A= 1,B= 1,C= 1
Y= 0
```

Signal:

