


1- Logic Gates (NOT, AND, OR, XOR, NOR, NAND) for two-4-bits inputs:

Code



Output:

nand_out=0000 Finding VCD file...

Signal:



2- AND gate for one-8-bits input:

Code:

Output: Signal:

```
a=11001111
VCD info: dumpfile dump.vcd opened for output.
y=0
```



3- 2:1 MUX for two-4-bits inputs:

Code:

```
| module th_max_ztol_dbit;
| reg [3:0] a;
| reg [3:0] b;
| reg [3:
```

Output:

```
| a=0000, b=1111, s=0

VCD info: dumpfile dump.vcd opened for output.

output=0000

a=1010, b=0101, s=1

output=0101

a=1100, b=0011, s=0

output=1100

a=1111, b=1111, s=1

output=1111
```

Signal:

4- 4:1 MUX for four-4-bits inputs:

Code:


Output:

[0] s=00 a=0100 b=0001 c=1001 d=0011 out=0100

The dampined opened for eachaes

- [5] s=01 a=0100 b=0001 c=1001 d=0011 out=0001
- [10] s=10 a=0100 b=0001 c=1001 d=0011 out=1001
- [15] s=11 a=0100 b=0001 c=1001 d=0011 out=0011

Signal:



4- Full Adder:

Code:

Nehal Khaled Ibrahim

7118

Output:

a=1 b=0 cin=1 VCD info: dumpfile dump.vcd opened for output. sum=0 cout=1

Signal:

