

## 1.N-bit Multiplexers:

#### TestBench:

```
timescale lns/lps
module main;
reg [7:0] D0, D1, D2, D3;
reg [1:0] S;
wire [7:0] Y;
mux4_8 mux_4(.d0(D0), .d1(D1), .d2(D2), .d3(D3), .s(S), .y(Y));
reg [11:0] D0_2, D1_2, D2_2, D3_2;
reg [1:0] S2;
wire [11:0] Y2;
mux4_12 mux_4_12(.d0(D0_2), .d1(D1_2), .d2(D2_2), .d3(D3_2), .s(S2), .y(Y2));
initial
          begin

S[0] = 0;

S[1] = 0;

D0 = 8'b10111101;

D1 = 8'b01010101;

D2 = 8'b01111001;

D3 = 8'b10001010;

Sdisplay("d0-%b
              $display("d0=%b,d1=%b,d2=%b,d3=%b",D0, D1, D2, D3);
           #10
           %display("when s=00, y= %b", Y);
S[0] = 1;
S[1] = 0;
           #10
          %display("when s=01, y= %b", Y);
S[0] = 0;
S[1] = 1;
#10
           $display("when s=10, y= %b", Y);
S[0] = 1;
S[1] = 1;
29
              $display("when s=11, y= %b", Y);
           52[0] = 0;
35
           S2[1] = 0;
           D0_2 = 12'b001111001000;
36
           D1_2 = 12'b110010101010;
D2_2 = 12'b111010010101;
37
38
           D3_2 = 12'b101010100011;
39
               $display("d0_2=%b,d1_2=%b,d2_2=%b,d3_2=%b",D0_2, D1_2, D2_2, D3_2);
40
41
              display("when s = 00 y2= %b", Y2);
42
           52[0] = 1;
43
           52[1] = 0;
44
45
               sdisplay("when s = 01 y2= %b", Y2);
46
           52[0] = 0;
47
           52[1] = 1;
48
49
           #10
               $display("when s = 10 y2= %b", Y2);
50
            S2[0] = 1;
51
           S2[1] = 1;
52
53
           #10
               display("when s = 11 y2= %b", Y2);
54
56 endmodule
            1 `timescale 1ns/1ps
```

```
SV/Verilog
          2 module mux2
Design:
                 #(parameter width = 8)
                 (input [width-1:0] d0, d1, input s, output [width-1:0] y);
          4
          5 assign y = s ? d1 :d0;
          6 endmodule
          8 module mux4_8(input [7:0] d0, d1, d2, d3, input [1:0] s, output [7:0] y);
          9 wire [7:0] low, hi;
         10 mux2 lowmux(d0, d1, s[0], low);
         11 mux2 himux(d2, d3, s[0], hi);
12 mux2 outmux(low, hi, s[1], y);
         13 endmodule
         15 module mux4_12(input [11:0] d0, d1, d2, d3, input [1:0] s, output [11:0] y);
         16 wire [11:0] low, hi;
         17 mux2 #(12) lowmux(d0, d1, s[0], low);
18 mux2 #(12) himux(d2, d3, s[0], hi);
         19 mux2 #(12) outmux(low, hi, s[1], y);
         20 endmodule
```

```
Result: d0=10111101,d1=01001011,d2=01111001,d3=10001010
when s=00, y= 10111101
when s=01, y= 01001011
when s=10, y= 01111001
when s=11, y= 10001010
d0_2=001111001000,d1_2=110010101010,d2_2=111010010101,d3_2=101010100011
when s = 00 y2= 001111001000
when s = 01 y2= 110010101010
when s = 10 y2= 111010010101
when s = 11 y2= 101010100011
```

# 2.N-bit AND gate:

TestBench:

```
1 module main;
 2 reg [7:0] A;
 3 wire Y;
 4 and_N_bits and_n_bits(.a(A), .y(Y));
    initial
 5
       begin
 6
       A = 8'b10111011;
 7
         $display("A= %b",A);
 8
       #10
 9
          $display("Y= %b", Y);
 10
11
        end
12 endmodule
```

# Design:

```
1 module and_N_bits
       \#(parameter width = 8)
       (input [width-1:0] a, output y);
genvar i;
3
 4
       wire [width-1:1] x;
        generate
 6
            for(i=1; i<width; i=i+1) begin:forloop
   if(i == 1)</pre>
 8
9
                     assign x[1] = a[0] & a[1];
10
                 else
11
                      assign x[i] = a[i] & x[i-1];
              end
12
13 endgenerate
14 assign y = x[width-1];
15 endmodule
```

#### Result:

```
A= 10111011
Y= 0
```

# 3.Full Adder by nonblocking assignments:

TestBench:

```
SV/Ve
1 'timescale 1ns/1ps
 2 module main;
3 reg A, B, Cin;
4 wire S, Cout;
        fulladder full_Adder(.a(A), .b(B), .cin(Cin), .s(S), .cout(Cout));
    initial
7
        begin
        A = 1;
B = 0;
Cin = 0;
10
        $\text{display}("A= \%b, B= \%b, Cin= \%b", A, B, Cin); #10
12
          $display("sum= %b, Cout= %b", S, Cout);
13
        B = 1;
Cin = 0;
16
        $display("A= %b, B= %b, Cin= %b", A, B, Cin);
18
        $display("sum= %b, Cout= %b", S, Cout);
        A = 0;
B = 0;
Cin = 1;
20
21
22
        $display("A= %b, B= %b, Cin= %b", A, B, Cin);
23
24
        #10
        $display("sum= %b, Cout= %b", S, Cout);
25
26
        A = 1;
B = 1;
Cin = 1;
27
28
        $display("A= %b, B= %b, Cin= %b", A, B, Cin);
29
30
        $display("sum= %b, Cout= %b", S, Cout);
31
        end
33 endmodule
```

Design:

```
`timescale 1ns/1ps
2 module fulladder (input a, b, cin, output reg s, cout);
3
        reg p,g;
       always @ (*)
4
5
            begin
6
                 p \ll a \wedge b;
                 g \ll a \& b;
7
8
                 s \ll p \wedge cin;
9
                 cout \leftarrow g | (p & cin);
            end
10
11 endmodule
```

#### Result:

```
A= 1, B= 0, Cin= 0

sum= 1, Cout= 0

A= 1, B= 1, Cin= 0

sum= 0, Cout= 1

A= 0, B= 0, Cin= 1

sum= 1, Cout= 0

A= 1, B= 1, Cin= 1

sum= 1, Cout= 1
```

# 4. Logic gates with delay:

#### TestBench:

```
`timescale 1ns/1ps
 2 module main;
       reg A, B, C;
wire Y;
        example ex(.a(A), .b(B), .c(C), .y(Y));
7
8
        begin
        $dumpvars(1,ex);
        A = 0;
10
        B = 0;
11
12
       C = 0;
          $display("A= %b,B= %b,C= %b", A, B, C);
        #10
13
14
          $display("Y= %b", Y);
       A = 0;

B = 0;
15
16
17
        $display("A= %b,B= %b,C= %b", A, B, C);
18
        #10
19
20
        $display("Y= %b", Y);
21
22
23
        C = 0;
        $display("A= %b,B= %b,C= %b", A, B, C);
24
25
26
        #10
        $display("Y= %b", Y);
       A = 0;

B = 1;
27
28
        $display("A= %b,B= %b,C= %b", A, B, C);
30
31
32
33
        #10
$display("Y= %b", Y);
       A = 1;

B = 0;
34
        C = 0;
$display("A= %b,B= %b,C= %b", A, B, C);
35
36
        #10
$display("Y= %b", Y);
37
38
        A = 1;
39
        B = 0;
40
        C = 1;
41
42
        $display("A= %b,B= %b,C= %b", A, B, C);
        #10
43
        $display("Y= %b", Y);
44
        A = 1;
45
        B = 1;
46
        C = 0;
47
        $display("A= %b,B= %b,C= %b", A, B, C);
48
49
        #10
        $display("Y= %b", Y);
50
51
        A = 1;
        B = 1;
52
53
        $display("A= %b,B= %b,C= %b", A, B, C);
54
55
        #10
        $display("Y= %b", Y);
56
57
        end
58 endmodule
```

### Design:

```
1 `timescale 1ns/1ps
2 module example (input a, b, c, output y);
3    wire ab, bb, cb, n1, n2, n3;
4    assign #1 {ab, bb, cb} = ~ {a, b, c};
5    assign #2 n1 = ab & bb & cb;
6    assign #2 n2 = a & bb & cb;
7    assign #2 n3 = a & bb & c;
8    assign #4 y = n1 | n2 | n3;
9 endmodule
```

### Result:

```
A= 0,B= 0,C= 0
Y= 1
A= 0,B= 0,C= 1
Y= 0
A= 0,B= 1,C= 0
Y= 0
A= 0,B= 1,C= 1
Y= 0
A= 1,B= 0,C= 0
Y= 1
A= 1,B= 0,C= 1
Y= 1
A= 1,B= 1,C= 0
Y= 0
A= 1,B= 1,C= 1
Y= 0
A= 1,B= 1,C= 1
```

## Signal:

