

## Verilog Assignment #1

Nehal Khaled Ibrahim      7118

# 1- Logic Gates (NOT, AND, OR, XOR, NOR, NAND) for two 4-bits inputs:

## Code

```

1 module tb_logic_gates_4bit;
2 reg [3:0] a;
3 reg [3:0] b;
4 wire [3:0] not_a, not_b, and_out, or_out, xor_out, nor_out, nand_out;
5 logic_gates_4bit g (a,b,not_a,not_b,and_out,or_out,xor_out,nor_out,nand_out);
6 initial begin
7   $dumpvars(1,0);
8   a = 4'b0000;
9   b = 4'b1111;
10  $display("a=%b",a);
11  $display("b=%b",b);
12  #10;
13  $display("not_a=%b",not_a);
14  $display("not_b=%b",not_b);
15  $display("and_out=%b",and_out);
16  $display("or_out=%b",or_out);
17  $display("xor_out=%b",xor_out);
18  $display("nor_out=%b",nor_out);
19  $display("nand_out=%b",nand_out);
20  #10;
21  a = 4'b1100;
22  b = 4'b0011;
23  $display("a=%b",a);
24  $display("b=%b",b);
25  #10;
26  $display("not_a=%b",not_a);
27  $display("not_b=%b",not_b);
28  $display("and_out=%b",and_out);
29  $display("or_out=%b",or_out);
30  $display("xor_out=%b",xor_out);
31  $display("nor_out=%b",nor_out);
32  $display("nand_out=%b",nand_out);
33  #10;
34  a = 4'b1010;
35  b = 4'b0101;
36  $display("a=%b",a);
37  $display("b=%b",b);
38  #10;
39  $display("not_a=%b",not_a);
40  $display("not_b=%b",not_b);
41  $display("and_out=%b",and_out);
42  $display("or_out=%b",or_out);
43  $display("xor_out=%b",xor_out);
44  $display("nor_out=%b",nor_out);
45  $display("nand_out=%b",nand_out);
46  #10;
47  a = 4'b1111;
48  b = 4'b1111;
49  $display("a=%b",a);
50  $display("b=%b",b);
51  #10;
52  $display("not_a=%b",not_a);
53  $display("not_b=%b",not_b);
54  $display("and_out=%b",and_out);
55  $display("or_out=%b",or_out);
56  $display("xor_out=%b",xor_out);
57  $display("nor_out=%b",nor_out);
58  $display("nand_out=%b",nand_out);
59  #10;
60  $finish;
61 end
62 endmodule

```


## Output:

```

a=0000
b=1111
not_a=1111
and_out=0000
or_out=1111
xor_out=1111
nor_out=0000
nand_out=1111
a=1100
b=0011
not_a=0011
not_b=1100
and_out=0000
or_out=1111
xor_out=1111
nor_out=0000
nand_out=1111
a=1010
b=0101
not_a=0101
not_b=1010
and_out=0000
or_out=1111
xor_out=1111
nor_out=0000
nand_out=1111
a=1111
b=1111
not_a=0000
not_b=0000
and_out=1111
or_out=1111
xor_out=0000
nor_out=0000
nand_out=0000
Finding VCD file...

```

## Signal:



## 2- AND gate for one-8-bits input:

Code :

Output:

Signal:

a=11001111

VCD info: dumpfile dump.vcd opened for output.

y=0



## 3- 2:1 MUX for two-4-bits inputs:

Code:

Output:

a=0000, b=1111, s=0

VCD info: dumpfile dump.vcd opened for output.

output=0000

a=1010, b=0101, s=1

output=0101


a=1100, b=0011, s=0

output=1100

a=1111, b=1111, s=1

output=1111

Signal:



#### 4- 4:1 MUX for four-4-bits inputs:

Code:

```

testbench.vv
4 reg [3:0] c;
5 reg [3:0] d;
6 wire [3:0] out;
7 reg [1:0] s;
8 integer i;
9 mux_4to1 mux (.a (a),.b (b),.c (c),.d (d),.s (s),.out (out));
10 initial begin
11     $monitor ("[0t] s=%b a=%b b=%b c=%b d=%b out=%b", $time, s, a, b, c, d,
12     out);
13     s <= 0;
14     a <= $random;
15     b <= $random;
16     c <= $random;
17     d <= $random;
18     for (i = 1; i < 4; i=i+1) begin
19         #5 s <= i;
20     end
21     #5 $finish;
22 end
23 initial begin
24     $dumpfile("dump.vcd");
25     $dumpvars(1,mux);
26 end
27 endmodule

mux_4to1.vv
1 module mux_4to1 ( input [3:0] a,input [3:0] b,input [3:0] c,input [3:0] d,input
2   [1:0] s,output reg [3:0] out);
3   assign out = s[1] ? (s[0] ? d : c) : (s[0] ? b : a);
4 endmodule
5

```

Output:


For more dumpfile dumpfile opened for output

```

[0] s=00 a=0100 b=0001 c=1001 d=0011 out=0100
[5] s=01 a=0100 b=0001 c=1001 d=0011 out=0001
[10] s=10 a=0100 b=0001 c=1001 d=0011 out=1001
[15] s=11 a=0100 b=0001 c=1001 d=0011 out=0011

```

Signal:



#### 4- Full Adder:

Code:

```

testbench.vv
1 module tb_fulladd;
2   reg a;
3   reg b;
4   reg cin;
5   wire sum,cout;
6   fulladd fa (.a (a),.b (b),.cin (cin),.cout (cout),.sum (sum));
7   initial begin
8       a = 1'b1;
9       b = 1'b0;
10      cin=1'b1;
11      $display ("a=%b b=%b cin=%b", a, b, cin);
12      #1
13      $display ("sum=%b", sum);
14      $display ("cout=%b", cout);
15  end
16  initial begin
17      $dumpfile("dump.vcd");
18      $dumpvars(1,fa);
19  end
20 endmodule

fulladd.vv
1 module fulladd (input a,input b,input cin,output cout, output sum);
2   wire p,q;
3   assign p=a^b;
4   assign q=a&b;
5   assign sum=p^cin;
6   assign cout = q|(p&cin);
7 endmodule
8

```

## Output:

```
a=1 b=0 cin=1
VCD info: dumpfile dump.vcd opened for output.
sum=0
cout=1
```

## Signal:

