


DSD LAB SESSION 10

Implement a 4-bit Adder Circuit on Nexys A7 FPGA board

Verilog Module

```
module full_adder(
    input [3:0]a, b,
    input cin,
    output [3:0]sum,
    output cout);
    assign sum = a^b^cin;
    assign cout = a&b | b&cin | a&cin;
endmodule
```



Constraint File

```
##Switches
set_property -dict { PACKAGE_PIN J15     IOSTANDARD LVCMOS33 } [get_ports { a[0] }];
#IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16     IOSTANDARD LVCMOS33 } [get_ports { a[1] }];
#IO_L3N_T0_DQS_EMCCCLK_14 Sch=sw[1]
set_property -dict { PACKAGE_PIN M13     IOSTANDARD LVCMOS33 } [get_ports { a[2] }];
#IO_L6N_T0_D08_VREF_14 Sch=sw[2]
set_property -dict { PACKAGE_PIN R15     IOSTANDARD LVCMOS33 } [get_ports { a[3] }];
#IO_L13N_T2_MRCC_14 Sch=sw[3]
set_property -dict { PACKAGE_PIN R17     IOSTANDARD LVCMOS33 } [get_ports { b[0] }];
#IO_L12N_T1_MRCC_14 Sch=sw[4]
set_property -dict { PACKAGE_PIN T18     IOSTANDARD LVCMOS33 } [get_ports { b[1] }];
#IO_L7N_T1_D10_14 Sch=sw[5]
set_property -dict { PACKAGE_PIN U18     IOSTANDARD LVCMOS33 } [get_ports { b[2] }];
#IO_L17N_T2_A13_D29_14 Sch=sw[6]
set_property -dict { PACKAGE_PIN R13     IOSTANDARD LVCMOS33 } [get_ports { b[3] }];
#IO_L5N_T0_D07_14 Sch=sw[7]
set_property -dict { PACKAGE_PIN T8      IOSTANDARD LVCMOS18 } [get_ports { cin }];
#IO_L24N_T3_34 Sch=sw[8]
## LEDs
set_property -dict { PACKAGE_PIN H17     IOSTANDARD LVCMOS33 } [get_ports { sum[0] }];
#IO_L18P_T2_A24_15 Sch=led[0]
set_property -dict { PACKAGE_PIN K15     IOSTANDARD LVCMOS33 } [get_ports { sum[1] }];
#IO_L24P_T3_RS1_15 Sch=led[1]
set_property -dict { PACKAGE_PIN J13     IOSTANDARD LVCMOS33 } [get_ports { sum[2] }];
#IO_L17N_T2_A25_15 Sch=led[2]
set_property -dict { PACKAGE_PIN N14     IOSTANDARD LVCMOS33 } [get_ports { sum[3] }];
#IO_L8P_T1_D11_14 Sch=led[3]
set_property -dict { PACKAGE_PIN R18     IOSTANDARD LVCMOS33 } [get_ports { cout }];
#IO_L7P_T1_D09_14 Sch=led[4]
```